Registers Shift Registers Accumulators Register Files Register Transfer Language. Chapter 8 Registers. SKEE2263 Digital Systems
|
|
- Andrew Fitzgerald
- 5 years ago
- Views:
Transcription
1 Chapter 8 Registers SKEE2263 igital Systems Mun im Zabidi {munim@utm.my} Ismahani Ismail {ismahani@fke.utm.my} Izam Kamisian {e-izam@utm.my} Faculty of Electrical Engineering, Universiti Teknologi Malaysia March 27, 28
2 Table of Contents Registers 2 Shift Registers 3 Accumulators 4 Register Files 5 Register Transfer Language
3 Basic Register 3 2 Clk 3 2 Clk Ignored [3:] [3:]
4 Resettable Register 3 2 CLR CLR CLR CLR Clk Clear 3 2 Clk [3:] Clear [3:] xxxx Cleared
5 Register with Load Enable 3 2 Load Clk 3 2 Clk [3:] Load [3:] xxxx
6 Basic Shift Register Input Clk 3 2
7 Shift Register Animation Initial condition CLK After first clock pulse After second clock pulse After third clock pulse After fourth clock pulse After fifth clock pulse CLK CLK CLK CLK CLK
8 Shift Register Timing iagram Clk Input 3 2
9 Enabled Shift Register Input Shift Clk 3 2 Clk Input Shift [3:]
10 Universal Shift Register 3 2 RSI S S LSI Clear Clk S S Function Hold Shift left Shift right Load new input 3 2 Can be used in either serial-to-serial, serial-to-parallel, parallel-to-serial, parallel-to-parallel, left shifting as well as right shifting. Useful in arithmetic operations to shift data left for multiplication or to shift data right for division.
11 Universal Shift Register Schematic 3 2 RSI LSI S: S: S: S : Clear Clk 3 2
12 Universal Shift Register Timing iagram Clk RSI LSI [3:] A C E 2 S[:] [3:] A 5 2 2
13 Accumulators Accumulator 6 + Acc Clock Accumulator: register that keeps results of arithmetic ops. Registers + Adders Accumulator-based counter. Any adder architecture may be used. Clk Acc E 3F Accumulator overflow
14 6-bit Accumulator-Based Counter HA HA HA HA HA HA Clk
15 Resettable Counter + Accumulator Acc Clear Function Run Clear Clear Clock Check your understanding. This is Milestone 2.
16 Multi-Function Counter No Accumulator Acc S S Function Clear Add Add 2 Subtract S S Clock
17 Multi-Function Counter No Adder Accumulator 4 4 Acc S S Function Hold Add Add 2 Subtract S S Clock
18 Prescaler.5s s - 25 Hz x7784 Preload (25,,) 5 MHz 25-bit accumulator
19 Timer sec Trig Out Timer Clock 5 MHz Clock Trig Out sec
20 Timer - x2faf bit accumulator Out Preload (5,,) Trig 5 MHz Trig
21 Register Files vs RAM Register Files RAM Capacity Small Large Speed Fast Slow Ease of esign Easy Harder
22 Minimal Register File atain WriteAddr WriteEn ReadAddr 4 x 8 register file ataout Four 8-bit registers 8 atain : n-bit input ataout : n-bit output WriteAddr: log 2 n-bit write address ReadAddr: log 2 n-bit read address WriteEn: write enable
23 Minimal Register File atain ReadAddr WriteAddr 2:4 decoder Register Ld Register Ld Register 2 Ld Register 3 Ld 4: MUX ataout WriteEn
24 Register File with 2 Read Ports atain WriteAddr WriteEn ReadAddrA ReadAddrB OutA OutB x 8 register file
25 Register File with 2 Read Ports ReadAddrA Register Register Register 2 Register 3 4: MUX OutA 4: MUX OutB ReadAddrB
26 Overview of RTL atapath: combination of registers and combinational circuits which manipulate data atapath design is derived from high-level algorithms RTL: high-level description of micro-operations happening in the datapath RTL allows designers to solve problems at high-level; and worry about details later
27 Elements of RTL Elements: Register set Operations performs on data in the registers The sequence of operations R2 Combinational logic Control circuit Load Ld R Clock RTL syntax:
28 RTL Instruction Set Notation Intended Operation X Y Transfer contents of reg. Y to reg. X R Clear contents of REG X all s Set all bits of reg. X X Set the LSB of X and reset all other bits X shl X -bit left-shift X shr X -bit right-shift X 3: X 3: X 3:4 4-bit end-around right-shift X M[x234] X content of memory address x234 X M[Y ] X content of memory pointed by Y X Y Z X Y OR Z (bitwise) X Y Z X Y AN Z (bitwise) X Y Z X Y XOR Z (bitwise) X Y X s complement of Y X Y X 2 s complement of Y X Y + Z X addition of Y and Z X Y Z X subtraction of Z from Y K + + Shorthand for K K + X Y, A B Parallel transfers (cond)/a B if (cond) is true, then transfer B to A S:A B when in state S, transfer B to A P:(x y)/a B when in state P, if x AN y is true, then transfer B to A
29 Simple atapath RTL emo ReadAddrA 4 x 8 reg file ReadAddrB WriteAddr WriteEn OutA + Inata atain OutB Mode Input Mode Mode R d R a R d R a + R b
30 Simple atapath RTL emo RTL ReadAddrA ReadAddrB WriteAddr Mode R R XX R R3 XX R3 R + R Mode Mode R d R a R d R a + R b
31 Simple atapath RTL emo uestion: What is the RTL sequence to exchange R with R (R R)? Assume R2 and R3 are available for temporary storage.
EE 330 Integrated Circuit. Sequential Airbag Controller
EE 330 Integrated Circuit Sequential Airbag Controller Chongli Cai Ailing Mei 04/2012 Content...page Introduction...3 Design strategy...3 Input, Output and Registers in the System...4 Initialization Block...5
More informationCprE 281: Digital Logic
CprE 28: Digital Logic Instructor: Alexander Stoytchev http://www.ece.iastate.edu/~alexs/classes/ Registers and Counters CprE 28: Digital Logic Iowa State University, Ames, IA Copyright Alexander Stoytchev
More informationChapter 3: Computer Organization Fundamentals. Oregon State University School of Electrical Engineering and Computer Science.
Chapter 3: Computer Organization Fundamentals Prof. Ben Lee Oregon State University School of Electrical Engineering and Computer Science Chapter Goals Understand the organization of a computer system
More informationEnabling Shift-Left through FV Methodologies on Intel Graphics Designs
Enabling Shift-Left through FV Methodologies on Intel Graphics esigns M, Achutha KiranKumar V Aarti Gupta Bindumadhava S S Aishwarya Accellera Systems Initiative 1 Agenda Brief History of FV in Intel Graphics
More informationECE 550D Fundamentals of Computer Systems and Engineering. Fall 2017
ECE 550D Fundamentals of Computer Systems and Engineering Fall 2017 Digital Arithmetic Prof. John Board Duke University Slides are derived from work by Profs. Tyler Bletch and Andrew Hilton (Duke) Last
More informationCMPEN 411 VLSI Digital Circuits Spring Lecture 20: Multiplier Design
CMPEN 411 VLSI Digital Circuits Spring 2011 Lecture 20: Multiplier Design [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] Sp11 CMPEN 411
More informationVHDL (and verilog) allow complex hardware to be described in either single-segment style to two-segment style
FFs and Registers In this lecture, we show how the process block is used to create FFs and registers Flip-flops (FFs) and registers are both derived using our standard data types, std_logic, std_logic_vector,
More informationPipelined MIPS Datapath with Control Signals
uction ess uction Rs [:26] (Opcode[5:]) [5:] ranch luor. Decoder Pipelined MIPS path with Signals luor Raddr at Five instruction sequence to be processed by pipeline: op [:26] rs [25:2] rt [2:6] rd [5:]
More informationRAM-Type Interface for Embedded User Flash Memory
June 2012 Introduction Reference Design RD1126 MachXO2-640/U and higher density devices provide a User Flash Memory (UFM) block, which can be used for a variety of applications including PROM data storage,
More informationSequential Circuit Background. Young Won Lim 11/6/15
Sequential Circuit /6/5 Copyright (c) 2 25 Young W. Lim. Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free ocumentation License, Version.2 or any later
More informationICTP Latin-American Advanced Course on FPGADesign for Scientific Instrumentation. 19 November - 7 December, 2012
2384-29 ICTP Latin-American Advanced Course on FPGADesign for Scientific Instrumentation 19 November - 7 December, 2012 Clock domains multiple FPGA design KLUGE Alexander PH ESE FE Division CERN 385, rte
More informationHYB25D256400/800AT 256-MBit Double Data Rata SDRAM
256-MBit Double Data Rata SDRAM Features CAS Latency and Frequency Maximum Operating Frequency (MHz) CAS Latency DDR266A -7 DDR200-8 2 133 100 2.5 143 125 Double data rate architecture: two data transfers
More informationTo read more. CS 6354: Tomasulo. Intel Skylake. Scheduling. How can we reorder instructions? Without changing the answer.
To read more CS 6354: Tomasulo 21 September 2016 This day s paper: Tomasulo, An Efficient Algorithm for Exploiting Multiple Arithmetic Units Supplementary readings: Hennessy and Patterson, Computer Architecture:
More information6.823 Computer System Architecture Prerequisite Self-Assessment Test Assigned Feb. 6, 2019 Due Feb 11, 2019
6.823 Computer System Architecture Prerequisite Self-Assessment Test Assigned Feb. 6, 2019 Due Feb 11, 2019 http://csg.csail.mit.edu/6.823/ This self-assessment test is intended to help you determine your
More informationHYB25D256[400/800/160]B[T/C](L) 256-Mbit Double Data Rate SDRAM, Die Rev. B Data Sheet Jan. 2003, V1.1. Features. Description
Data Sheet Jan. 2003, V1.1 Features CAS Latency and Frequency Maximum Operating Frequency (MHz) CAS Latency DDR200-8 DDR266A -7 DDR266-7F DDR333-6 2 100 133 133 133 2.5 125 143 143 166 Double data rate
More informationAdvanced Superscalar Architectures. Speculative and Out-of-Order Execution
6.823, L16--1 Advanced Superscalar Architectures Asanovic Laboratory for Computer Science M.I.T. http://www.csg.lcs.mit.edu/6.823 Speculative and Out-of-Order Execution Branch Prediction kill kill Branch
More informationHYB25D256400B[T/C](L) HYB25D256800B[T/C](L) HYB25D256160B[T/C](L)
Data Sheet, Rev. 1.21, Jul. 2004 HYB25D256400B[T/C](L) HYB25D256800B[T/C](L) HYB25D256160B[T/C](L) 256 Mbit Double Data Rate SDRAM DDR SDRAM Memory Products N e v e r s t o p t h i n k i n g. Edition 2004-07
More informationA48P4616B. 16M X 16 Bit DDR DRAM. Document Title 16M X 16 Bit DDR DRAM. Revision History. AMIC Technology, Corp. Rev. No. History Issue Date Remark
16M X 16 Bit DDR DRAM Document Title 16M X 16 Bit DDR DRAM Revision History Rev. No. History Issue Date Remark 1.0 Initial issue January 9, 2014 Final (January, 2014, Version 1.0) AMIC Technology, Corp.
More informationPipelining A B C D. Readings: Example: Doing the laundry. Ann, Brian, Cathy, & Dave. each have one load of clothes to wash, dry, and fold
Pipelining Readings: 4.5-4.8 Example: Doing the laundry Ann, Brian, Cathy, & Dave A B C D each have one load of clothes to wash, dry, and fold Washer takes 30 minutes Dryer takes 40 minutes Folder takes
More information128Mb DDR SDRAM. Features. Description. REV 1.1 Oct, 2006
Features Double data rate architecture: two data transfers per clock cycle Bidirectional data strobe () is transmitted and received with data, to be used in capturing data at the receiver is edge-aligned
More informationImproving Performance: Pipelining!
Iproving Perforance: Pipelining! Meory General registers Meory ID EXE MEM WB Instruction Fetch (includes PC increent) ID Instruction Decode + fetching values fro general purpose registers EXE EXEcute arithetic/logic
More informationCS 6354: Tomasulo. 21 September 2016
1 CS 6354: Tomasulo 21 September 2016 To read more 1 This day s paper: Tomasulo, An Efficient Algorithm for Exploiting Multiple Arithmetic Units Supplementary readings: Hennessy and Patterson, Computer
More information128Mb Synchronous DRAM. Features High Performance: Description. REV 1.0 May, 2001 NT5SV32M4CT NT5SV16M8CT NT5SV8M16CT
Features High Performance: f Clock Frequency -7K 3 CL=2-75B, CL=3-8B, CL=2 Single Pulsed RAS Interface Fully Synchronous to Positive Clock Edge Four Banks controlled by BS0/BS1 (Bank Select) Units 133
More informationEEM 451: Industrial Control Systems
EEM 451: Industrial Control Systems Hakkı UIaş Ünal EEM 451-l4 p. 1/53 Outline Process Industry Process Control Relay PLC Programmable Logical Controller (PLC) Application Areas Features Structure of a
More informationAdvantage Memory Corporation reserves the right to change products and specifications without notice
SD872-8X8-72VS4 SDRAM DIMM 8MX72 SDRAM DIMM with ECC based on 8MX8, 4B, 4K Refresh, 3.3V DRAMs with SPD GENERAL DESCRIPTION The Advantage SD872-8X8-72VS4 is a 8MX72 Synchronous Dynamic RAM high-density
More informationBasic Electricity. Mike Koch Lead Mentor Muncie Delaware Robotics Team 1720 PhyXTGears. and Electronics. for FRC
Basic Electricity and Electronics for FRC Mike Koch Lead Mentor Muncie Delaware Robotics Team 1720 PhyXTGears The Quick Tour The Analog World Basic Electricity The Digital World Digital Logic The Rest
More informationIntroduction to Digital Techniques
to Digital Techniques Dan I. Porat, Ph.D. Stanford Linear Accelerator Center Stanford University, California Arpad Barna, Ph.D. Hewlett-Packard Laboratories Palo Alto, California John Wiley and Sons New
More informationLecture 14: Instruction Level Parallelism
Lecture 14: Instruction Level Parallelism Last time Pipelining in the real world Today Control hazards Other pipelines Take QUIZ 10 over P&H 4.10-15, before 11:59pm today Homework 5 due Thursday March
More informationCMU Introduction to Computer Architecture, Spring 2013 HW 3 Solutions: Microprogramming Wrap-up and Pipelining
CMU 18-447 Introduction to Computer Architecture, Spring 2013 HW 3 Solutions: Microprogramming Wrap-up and Pipelining Instructor: Prof. Onur Mutlu TAs: Justin Meza, Yoongu Kim, Jason Lin 1 Adding the REP
More informationindex changing a variable s value, Chime My Block, clearing the screen. See Display block CoastBack program, 54 44
index A absolute value, 103, 159 adding labels to a displayed value, 108 109 adding a Sequence Beam to a Loop of Switch block, 223 228 algorithm, defined, 86 ambient light, measuring, 63 analyzing data,
More informationDiscrete Control Logic. 1. Pneumatic circuits. - Low forces - Discrete, fixed travel distances - Rotational or reciprocating motion
Discrete Control Logic 1. Pneumatic circuits - Low forces - Discrete, fixed travel distances - Rotational or reciprocating motion Main components: compressor, valves, cylinders Pneumatic components: cylinders
More informationSPEEDRIVE INSTRUCTIONS MANUAL
EN SPEEDRIVE INSTRUCTIONS MANUAL Safety warning. The following symbols shown beside a paragraph represent danger warnings associated to the failure to comply with the corresponding instructions. DANGER!
More informationHands-On Workshop: Hardware and Software Technical Training: MC33816 Programmable Solenoid Controller
Hands-On Workshop: Hardware and Software Technical Training: MC33816 Programmable Solenoid Controller FTF-AUT-F0144 Tristan Bosvieux Application Engineer Terry Peterson Software Engineer A P R. 2 0 1 4
More informationCSCI 510: Computer Architecture Written Assignment 2 Solutions
CSCI 510: Computer Architecture Written Assignment 2 Solutions The following code does compution over two vectors. Consider different execution scenarios and provide the average number of cycles per iterion
More informationAdvantage Memory Corporation reserves the right to change products and specifications without notice
SDRAM SODIMM 4MX64 SDRAM SO DIMM based on 4MX16, 4Banks, 4K Refresh, 3.3V DRAMs with SPD GENERAL DESCRIPTION The Advantage is a 4MX64 Synchronous Dynamic RAM high density memory module. The Advantage consists
More informationMaximiser Progressive Controller
Maximiser Progressive Controller Street & Race Model Owner's Manual 44 (0) 01302 834343 www.noswizard.com Introduction Congratulations on purchasing the Maximiser for the ultimate in progressive nitrous
More informationFabComp: Hardware specication
Sol Boucher and Evan Klei CSCI-453-01 04/28/14 FabComp: Hardware specication 1 Hardware The computer is composed of a largely isolated data unit and control unit, which are only connected by a couple of
More informationPIPELINING: BRANCH AND MULTICYCLE INSTRUCTIONS
PIPELINING: BRANCH AND MULTICYCLE INSTRUCTIONS Mahdi Nazm Bojnordi Assistant Professor School of Computing University of Utah CS/ECE 6810: Computer Architecture Overview Announcement Homework 1 submission
More informationElectro Pneumatic WorkStation Scientech 2470
Electro Pneumatic WorkStation is designed to demonstrate the design, construction and application of Pneumatic components and circuits. It integrates PLC technology to build Hybrid Industrial Automation
More informationENGN1640: Design of Computing Systems Topic 05: Pipeline Processor Design
ENGN64: Design of Computing Systems Topic 5: Pipeline Processor Design Professor Sherief Reda http://scale.engin.brown.edu Electrical Sciences and Computer Engineering School of Engineering Brown University
More informationDAT105: Computer Architecture Study Period 2, 2009 Exercise 2 Chapter 2: Instruction-Level Parallelism and Its Exploitation
Study Period 2, 29 Exercise 2 Chapter 2: Instruction-Level Parallelism and Its Exploitation Mafijul Islam Department of Computer Science and Engineering November 12, 29 Study Period 2, 29 Goals: To understand
More informationComputer Architecture: Out-of-Order Execution. Prof. Onur Mutlu (editted by Seth) Carnegie Mellon University
Computer Architecture: Out-of-Order Execution Prof. Onur Mutlu (editted by Seth) Carnegie Mellon University Reading for Today Smith and Sohi, The Microarchitecture of Superscalar Processors, Proceedings
More informationA Predictive Delay Fault Avoidance Scheme for Coarse Grained Reconfigurable Architecture
A Predictive Fault Avoidance Scheme for Coarse Grained Reconfigurable Architecture Toshihiro Kameda 1 Hiroaki Konoura 1 Dawood Alnajjar 1 Yukio Mitsuyama 2 Masanori Hashimoto 1 Takao Onoye 1 hasimoto@ist.osaka
More informationChapter 5 Vehicle Operation Basics
Chapter 5 Vehicle Operation Basics 5-1 STARTING THE ENGINE AND ENGAGING THE TRANSMISSION A. In the spaces provided, identify each of the following gears. AUTOMATIC TRANSMISSION B. Indicate the word or
More informationLaboratory 10 Assignment. Introduction
ME576 Laboratory 10 Assignment Introduction For this lab, the conveyor trainer will be operated using the Siemens S5 PLC. The conveyor system is supposed to sort the metal pegs from rings on the moving
More informationCS152: Computer Architecture and Engineering Introduction to Pipelining. October 22, 1997 Dave Patterson (http.cs.berkeley.
CS152: Computer Architecture and Engineering Introduction to Pipelining October 22, 1997 Dave Patterson (http.cs.berkeley.edu/~patterson) lecture slides: http://www-inst.eecs.berkeley.edu/~cs152/ cs 152
More informationIn-Place Associative Computing:
In-Place Associative Computing: A New Concept in Processor Design 1 Page Abstract 3 What s Wrong with Existing Processors? 3 Introducing the Associative Processing Unit 5 The APU Edge 5 Overview of APU
More informationUsing the HT13R90 in Simple Charger Applications
Using the HT13R90 in Simple Charger Applications D/N: HA0148E Introduction This product is a simple Ni-MH charger, which can charge AA and AAA cell types. The charger has only a time setup function. When
More informationAdvantage Memory Corporation reserves the right to change products and specifications without notice
SDRAM DIMM 32MX72 SDRAM DIMM with PLL & Register based on 32MX4, 4 Internal Banks, 4K Refresh, 3.3V DRAMs with SPD GENERAL DESCRIPTION The Advantage is a 32MX72 Synchronous Dynamic RAM high density memory
More informationOut-of-order Pipeline. Register Read. OOO execution (2-wide) OOO execution (2-wide) OOO execution (2-wide) OOO execution (2-wide)
Out-of-order Pipeline Register Read When do instructions read the register file? Fetch Decode Rename Dispatch Buffer of instructions Issue Reg-read Execute Writeback Commit Option #: after select, right
More informationA. Danfoss VLT Soft Starter The single speed drive. For any soft start situation MAKING MODERN LIVING POSSIBLE
MAKING MODERN LIVING POSSIBLE Danfoss VLT Soft Starter The single speed drive 3 1600 A For any soft start situation VLT Soft Starters cover the full range from simple start-stop operation to high end performance.
More informationActuators are the muscles of robots.
6.1 INTRODUCTION Actuators are the muscles of robots. Several types of actuator noteworthy? Electric motors? Servomotors? Stepper motors? Direct-drive electric motors? Hydraulic actuators? Pneumatic actuators?
More informationFlow and check valves Logic valves Pneumatic counters. Brochure
Flow and check valves Logic valves Pneumatic counters Brochure 2 Flow and check valves Logic valves Pneumatic counters Pneumatic presetting counter (add) 5-digit, digits Compressed air connection input:
More informationProgramming Languages (CS 550)
Programming Languages (CS 550) Mini Language Compiler Jeremy R. Johnson 1 Introduction Objective: To illustrate how to map Mini Language instructions to RAL instructions. To do this in a systematic way
More informationNickel Cadmium and Nickel Hydride Battery Charging Applications Using the HT48R062
ickel Cadmium and ickel Hydride Battery Charging Applications Using the HT48R062 ickel Cadmium and ickel Hydride Battery Charging Applications Using the HT48R062 D/: HA0126E Introduction This application
More informationElectrical Engineering Design & Drawing II. Prepared By: Sanjeev Kumar Kalra Lect. in Electrical Engg. Guru Gobind Singh Govt. Polytechnic, Cheeka
Electrical Engineering Design & Drawing II Prepared By: Sanjeev Kumar Kalra Lect. in Electrical Engg. Guru Gobind Singh Govt. Polytechnic, Cheeka Contractor Control Circuits (Unit-I) Contractor: It is
More information07 GRP13_4T80E LD8_L37.doc. Page 1 of 7
Module Read Only Memory Module Not Programmed P0601 EPROM/Flash memory corruption (Incorrect program/calibrations checksum) ROM fail count > 5 None Immediate P0602 Non-programmed TCM (calibrations) KbCOND_NoStartCal
More informationSYNCHRONOUS DRAM. 128Mb: x32 SDRAM. MT48LC4M32B2-1 Meg x 32 x 4 banks
SYNCHRONOUS DRAM 128Mb: x32 MT48LC4M32B2-1 Meg x 32 x 4 banks For the latest data sheet, please refer to the Micron Web site: www.micron.com/sdramds FEATURES PC100 functionality Fully synchronous; all
More information2048MB DDR2 SDRAM SO-DIMM
248MB R2 SRAM S-IMM 248MB R2 SRAM S-IMM based 28Mx8, 8Banks,.8V R2 SRAM with SP Features Performance range (Bandwidth 6.4GB/sec) Part No. 78.A2G86.45 Max Freq. (lock) 4MHz(2.5ns@L6) Speed Grade 8 Mbps
More informationDr. Daho Taghezout applied magnetics (CH 1110 Morges)
EMR 11 Lausanne July 2011 Joint Summer School EMR 11 Energetic Macroscopic Representation Dr. Daho Taghezout applied magnetics (CH 1110 Morges) magnetics@bluewin.ch - Outline - EMR 11, Lausanne, July 2011
More informationGRAND UNION CANAL UXBRIDGE WEST LONDON UB8 2GH. Accommodation schedule. Block B
Block B B 0.1 Ground 2 81.64 878 1,550 B 0.2 Ground 2 65.38 703 1,450 B 0.3 Ground 2 75.23 809 1,500 B 0.4 Ground 1 51.55 554 1,250 B 0.5 Ground 1 55.34 595 1,275 B 0.6 Ground 1 52.9 569 1,250 B 0.7 Ground
More informationThe electrohydraulic brake
The electrohydraulic brake The electrohydraulic brake corresponds to an architecture for which: Brake control is ensured in a purely electric way Actuation energy (providing brake force or ensuring brake
More informationParallelism I: Inside the Core
Parallelism I: Inside the Core 1 The final Comprehensive Same general format as the Midterm. Review the homeworks, the slides, and the quizzes. 2 Key Points What is wide issue mean? How does does it affect
More informationElectro Pneumatic Workbench Scientech 2470
Scientech 2470 Electro Pneumatic Workbench is designed to demonstrate the design, construction and application of Pneumatic components and circuits. It integrates PLC technology to build Hybrid Industrial
More informationIS42S32200C1. 512K Bits x 32 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM
512K Bits x 32 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM JANUARY 2007 FEATURES Clock frequency: 183, 166, 143 MHz Fully synchronous; all signals referenced to a positive clock edge Internal bank
More informationSequential logic implementation
Sequential logic implementation Implementation random logic gates and FFs programmable logic devices (PAL with FFs) Design procedure state diagrams state transition table state assignment next state functions
More informatione-smart 2009 Low cost fault injection method for security characterization
e-smart 2009 Low cost fault injection method for security characterization Jean-Max Dutertre ENSMSE Assia Tria CEA-LETI Bruno Robisson CEA-LETI Michel Agoyan CEA-LETI Département SAS Équipe mixte CEA-LETI/ENSMSE
More informationM2 Instruction Set Architecture
M2 Instruction Set Architecture Module Outline Addressing modes. Instruction classes. MIPS-I ISA. High level languages, Assembly languages and object code. Translating and starting a program. Subroutine
More informationQUESTION BANK III YEAR / V SEM CONTROL OF ELECTRICAL MACHINES UNIT I CONTROL CIRCUIT COMPONENTS PART - A
PERIYAR CENTENARY POLYTECHNIC COLLEGE Periyar Nagar, Vallam 613 403, Thanjavur AUTONOMOUS INSTITUTION DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK III YEAR / V SEM CONTROL OF ELECTRICAL
More informationCPW Current Programmed Winder for the 890. Application Handbook. Copyright 2005 by Parker SSD Drives, Inc.
CPW Current Programmed Winder for the 890. Application Handbook Copyright 2005 by Parker SSD Drives, Inc. All rights strictly reserved. No part of this document may be stored in a retrieval system, or
More informationMarwan Adas December 6, 2011
Marwan Adas December 6, 2011 SPONGENT A Lighweight hash function SPONGENT = SPONGE + PRESENT + Unkeyed PRESENT- - - type permutation π: 4- bit S- box and bit diffusion Diagrams from www.spongent.com SPONGENT
More informationCOSC 6385 Computer Architecture. - Tomasulos Algorithm
COSC 6385 Computer Architecture - Tomasulos Algorithm Fall 2008 Analyzing a short code-sequence DIV.D F0, F2, F4 ADD.D F6, F0, F8 S.D F6, 0(R1) SUB.D F8, F10, F14 MUL.D F6, F10, F8 1 Analyzing a short
More informationWeek 11. Module 5: EE100 Course Project Making your first robot
Week 11 Module 5: EE100 Course Project Making your first robot Dr. Ing. Ahmad Kamal Nasir Office Hours: Room 9-245A Tuesday (1000-1100) Wednesday (1500-1600) Course Project: Wall-Follower Robot Week 1
More informationSMD10 SMD11 SMD15 SMD30
SMD10 SMD11 SMD15 SMD30 Step Motor Drivers User Manual JVL Industri Elektronik A/S - January 1992 LB0009-02GB Revision 11th Feb 98 Contents 1.1 Introduction 2 1.2 Overview of Driver Models 3 1.3 Front
More informationLG Power Distribution Indicator
Visit us at : http://www.lgservice.com LG Power Distribution Indicator LG OWNER'S & INSTALLATION MANUAL Models: PQNUD1S00 IMPORTANT Please read this user's manual completely before installing the product.
More informationV58C2256(804/404/164)SH HIGH PERFORMANCE 256 Mbit DDR SDRAM 4 BANKS X 8Mbit X 8 (804) 4 BANKS X 4Mbit X 16 (164) 4 BANKS X 16Mbit X 4 (404)
V58C2256804/404/164SH HIGH PERFORMAE 256 Mbit DDR SDRAM 4 BANKS X 8Mbit X 8 804 4 BANKS X 4Mbit X 16 164 4 BANKS X 16Mbit X 4 404 4 5 6 DDR500 DDR400 DDR333 Clock Cycle Time t CK2 5ns 7.5ns 7.5ns Clock
More informationIntroduction to Computer Engineering EECS 203 dickrp/eecs203/
Introduction to Computer Engineering EECS 203 http://ziyang.eecs.northwestern.edu/ dickrp/eecs203/ Instructor: Robert Dick Office: L477 Tech Email: dickrp@northwestern.edu Phone: 847 467 2298 TA: Neal
More informationindex Page numbers shown in italic indicate figures. Numbers & Symbols
index Page numbers shown in italic indicate figures. Numbers & Symbols 12T gear, 265 24T gear, 265 36T gear, 265 / (division operator), 332 % (modulo operator), 332 * (multiplication operator), 332 A accelerating
More informationIS42S32200L IS45S32200L
IS42S32200L IS45S32200L 512K Bits x 32 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM OCTOBER 2012 FEATURES Clock frequency: 200, 166, 143, 133 MHz Fully synchronous; all signals referenced to a positive
More informationSDRAM AS4SD8M Mb: 8 Meg x 16 SDRAM Synchronous DRAM Memory. PIN ASSIGNMENT (Top View)
128 Mb: 8 Meg x 16 SDRAM Synchronous DRAM Memory FEATURES Full Military temp (-55 C to 125 C) processing available Configuration: 8 Meg x 16 (2 Meg x 16 x 4 banks) Fully synchronous; all signals registered
More informationComputer Architecture 计算机体系结构. Lecture 3. Instruction-Level Parallelism I 第三讲 指令级并行 I. Chao Li, PhD. 李超博士
Computer Architecture 计算机体系结构 Lecture 3. Instruction-Level Parallelism I 第三讲 指令级并行 I Chao Li, PhD. 李超博士 SJTU-SE346, Spring 2018 Review ISA, micro-architecture, physical design Evolution of ISA CISC vs
More informationUsing Tridium s Sedona 1.2 Components with Workbench
Using Tridium s Sedona 1.2 Components with Workbench This tutorial assists in the understanding of the Sedona components provided in Tridium s Sedona-1.2.28 release. New with the 1.2 release is that the
More informationTest Infrastructure Design for Core-Based System-on-Chip Under Cycle-Accurate Thermal Constraints
Test Infrastructure Design for Core-Based System-on-Chip Under Cycle-Accurate Thermal Constraints Thomas Edison Yu, Tomokazu Yoneda, Krishnendu Chakrabarty and Hideo Fujiwara Nara Institute of Science
More informationEL In-Place Inclinometer Multiplexed Version
EL In-Place Inclinometer Multiplexed Version 56804599 Copyright 2000 Slope Indicator Company. All Rights Reserved. This equipment should be installed, maintained, and operated by technically qualified
More informationMatt s Stoplight Simulation Machine Architecture and Assembly Language Training Matt Born June 2001
Matt s Stoplight Simulation Machine Architecture and Assembly Language Training Matt Born mattborn@imsa.edu June 2001 Introduction During June, 2001, I attended the course " Machine Architecture and Assembly
More informationPart 2 Functional Description
ESIE06-0 Part Functional Description What is in this part? This part contains information on the functions used to control the system. Understanding these functions is vital when diagnosing a malfunction
More informationBusy Ant Maths and the Scottish Curriculum for Excellence Foundation Level - Primary 1
Busy Ant Maths and the Scottish Curriculum for Excellence Foundation Level - Primary 1 Number, money and measure Estimation and rounding Number and number processes Fractions, decimal fractions and percentages
More informationXilinx Answer MIG UltraScale DDR4/DDR3 - Hardware Debug Guide
Xilinx Answer 60305 MIG UltraScale DDR4/DDR3 - Hardware Debug Guide Important Note: This downloadable PDF of an Answer Record is provided to enhance its usability and readability. It is important to note
More informationEE 6502 UNIT-II PROGRAMMING OF 8085 MICROPROCESSOR. Prepared by S.Sayeekumar, AP/RMDEEE
EE 6502 UNIT-II PROGRAMMING OF 8085 MICROPROCESSOR Prepared by S.Sayeekumar, AP/RMDEEE 7 12 15 PSW (Program Status word) - Flag unaffected * affected 0 reset 1 set S Sign
More informationCHAPTER 8 A LARGE BLOCK CIPHER HAVING A KEY ON ONE SIDE OF THE PLAINTEXT MATRIX AND ITS INVERSE ON THE OHTER SIDE AS MULTIPLICANTS
127 CHAPTER 8 A LARGE BLOCK CIPHER HAVING A KEY ON ONE SIDE OF THE PLAINTEXT MATRIX AND ITS INVERSE ON THE OHTER SIDE AS MULTIPLICANTS 128 8.1. Introduction In a recent investigation, we have modified
More informationSuccessive Approximation Time-to-Digital Converter with Vernier-level Resolution
21 st IEEE International Mixed-Signal Testing Workshop Catalunya, Spain July 4, 2016 15:00-15:30 Conference Room: Goya Successive Approximation Time-to-Digital Converter with Vernier-level Resolution R.
More informationSYMBOL LEGEND DANGER WARNING NOTE THIS INDICATES DANGER TO THE LIFE AND HEALTH OF THE USER IS APPROPRIATE PRECAUTIONS ARE NOT TAKEN
SYMBOL LEGEND DANGER THIS INDICATES DANGER TO THE LIFE AND HEALTH OF THE USER IS APPROPRIATE PRECAUTIONS ARE NOT TAKEN WARNING THIS WARNS THAT MATERIALS MAY BE DAMAGED IF APPROPRIATE PRECAUTIONS ARE NOT
More informationRevision History. REV. 0.1 June Revision 0.0 (May, 1999) PC133 first published.
Revision History Revision 0.0 (May, 1999) PC133 first published. Revision 0.1 (June, 1999) - Changed PCB Dimensions in PACKAGE DIMENSIONS This datasheet has been downloaded from http://www.digchip.com
More informationM2004. Document ID: 3HAC Revision: - Copyright 2010 ABB. All rights reserved.
Product manual - Spare parts IRB 6640- IRB 6640- IRB 6640- IRB 6640- IRB 6640- IRB 6640ID- IRB 6640ID- M2004 Document ID: 3HAC038330-001 Revision: - The information in this manual is subject to change
More informationFlying Electron Inc. Bipolar Stepper Motor Driver Datasheet
Bipolar Stepper Motor Driver Datasheet Part Number: FE_STEPPER_BP rev. d Notice: To the best of our knowledge the information contained in this datasheet is accurate and is represented in good faith, however,
More informationM464S1724CT1 SDRAM SODIMM 16Mx64 SDRAM SODIMM based on 8Mx16,4Banks,4K Refresh,3.3V Synchronous DRAMs with SPD. Pin. Pin. Back. Front DQ53 DQ54 DQ55
M464S1724CT1 SDRAM SODIMM 16Mx64 SDRAM SODIMM based on 8Mx16,4Banks,4K Refresh,3.3V Synchronous DRAMs with SPD GENERAL DESCRIPTION The Samsung M464S1724CT1 is a 16M bit x 64 Synchronous Dynamic RAM high
More informationEmergency lighting units EM converterled. EM converterled PRO 200 V PRO series
EM converter EM converter PRO 200 V PRO series Product description lighting Driver with DAI interface and automatic test function For self-contained emergency lighting For modules with a forward voltage
More informationAnne Bracy CS 3410 Computer Science Cornell University. [K. Bala, A. Bracy, S. McKee, E. Sirer, H. Weatherspoon]
Anne Bracy CS 3410 Computer Science Cornell University [K. Bala, A. Bracy, S. McKee, E. Sirer, H. Weatherspoon] Prog. Mem PC +4 inst Reg. File 5 5 5 control ALU Data Mem Fetch Decode Execute Memory WB
More informationCMPEN 411 VLSI Digital Circuits Spring Lecture 22: Memery, ROM
CMPEN 411 VLSI Digital Circuits Spring 2012 Lecture 22: Memery, ROM [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] Sp12 CMPEN 411 L22 S.1
More informationDQ18 DQ19 VDD DQ20 NC *VREF **CKE1 VSS DQ21 DQ22 DQ23 VSS DQ24 DQ25 DQ26 DQ27 VDD DQ28 DQ29 DQ30 DQ31 VSS **CLK2 NC NC SDA SCL VDD
PIN CONFIGURATIONS (Front side/back side) Pin Front Pin Front Pin Front Pin Back Pin Back Pin Back 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 19 20 21 22 23 24 25 26 27 DQ8 DQ9 0 1 2 3 4 5 CB0 CB1 WE 0
More information