Out-of-order Pipeline. Register Read. OOO execution (2-wide) OOO execution (2-wide) OOO execution (2-wide) OOO execution (2-wide)
|
|
- Reynard Cannon
- 6 years ago
- Views:
Transcription
1 Out-of-order Pipeline Register Read When do instructions read the register file? Fetch Decode Rename Dispatch Buffer of instructions Issue Reg-read Execute Writeback Commit Option #: after select, right before execute (Not done at decode) Read physical register (renamed) Or get value via bypassing (based on physical register name) This is Pentium 4, MIPS R0k, Alpha 64 style Physical register file may be large Multi-cycle read In-order front end Out-of-order execution Option #: as part of issue, keep values in Issue Queue Pentium Pro, Core, Core i7 43 OOO execution (-wide) OOO execution (-wide) RDY RDY i p RDY i RDY p5, p p OOO execution (-wide) OOO execution (-wide) i, p4 i, p , i p _, 9 i _,
2 OOO execution (-wide) OOO execution (-wide) p 7 p 7 i i Note similarity to in-order OOO execution (-wide) p Multi-cycle operations Multi-cycle ops (load, fp, multiply, etc.) Wakeup deferred a few cycles Structural hazard? Cache misses? Speculative wake-up (assume hit) Cancel exec of dependents Re-issue later Details: complicated, not important Re-order Buffer (ROB) All instructions in order Two purposes Misprediction recovery In-order commit Maintain appearance of in-order execution Freeing of physical registers RENAMING REVISITED 56 57
3 Renaming revisited Overwritten register Freed at commit Restore in map table on recovery Branch mis-prediction recovery Also must be read at rename Original insns r,r r3 r p r3 p r,r r3 p, p r,r r3 r p r3 p3 r p r r,r r3, p4 r,r r3 r p r3 r p r3 r4 6 63
4 r,r r3 p5, p r,r r3 p5, p r p r3 r4 r p r3 r r,r r3 p5, p i, [p] r,r r3 p5, p i, [p] r p r3 r4 r r3 r ROB ROB entry holds all info for recover/commit Logical register names Physical register names Instruction types Dispatch: insert at tail Full? Stall Commit: remove from head Not completed? Stall Recovery Completely remove wrong path instructions Flush from IQ Remove from ROB Restore map table to before misprediction Free destination registers 68 69
5 bnz r loop bnz p, loop r, r r3 r3, r4 r4 r5, r r3 i r3, r p5, p i, [p] bnz r loop bnz p, loop r, r r3 r3, r4 r4 r5, r r3 i r3, r p5, p i, [p] r r3 r4 r p r3 r bnz r loop bnz p, loop r, r r3 r3, r4 r4 r5, r r3 p5, p bnz r loop bnz p, loop r, r r3 r3, r4 r4 r p r3 r4 r p r bnz r loop r, r r3 bnz p, loop bnz r loop bnz p, loop r p r3 p3 r p r3 p
6 What about stores Stores: Write D$, not registers Can we rename memory? Recover in the cache? No (at least not easily) Cache writes unrecoverable Stores: only when certain Commit Commit r, r r3 r3, r4 r4 r5, r r3 i r3, r p5, p i, [p] At commit: instruction becomes architected state In order Only when instructions are finished Free overwritten register (why?) r,r r3 Freeing over-written register p5, p i, [p] Commit Example r,r r3 p5, p i, [p] Before : r3 p3 After : r3 Insns older than reads p3 Insns younger than read (until next r3-writing instruction) At commit of, no older instructions exist No one else needs p3 free it! r r3 r Commit Example r,r r3 p5, p i, [p] Commit Example p5, p i, [p] r r r3 r4 r5 p p5 p3 r r r3 r4 r5 p p5 p3 p4 80 8
7 Commit Example Commit Example p5, p i, [p] i, [p] r r r3 r4 r5 p p5 p3 p4 r r r3 r4 r5 p p5 p3 p4 p 8 83 Standard style: large and cumbersome Change layout slightly Columns = stages (dispatch, issue, etc.) Rows = instructions Content of boxes = cycles For our purposes: issue/exec = cycle Ignore preg read latency, etc. Load-use, mul, div, and FP longer ld [p] p ld [] Buffer of instructions Fetch Decode Rename Dispatch Issue Reg-read Execute Writeback Commit ld [p] p ld [] ld [p] p ld [] -wide Infinite ROB, IQ, Pregs Loads: 3 cycles Cycle : Dispatch and ld 86 87
8 ld [p] p 5 ld [p] p 5 ld [] ld [] 3 6 Cycle : Dispatch and ld st Ld issues -- also note WB cycle while you do this (Note: don t issue if WB ports full) Cycle 3: and are not ready nd load is issue it ld [p] p 5 ld [p] p ld [] 3 6 ld [] 3 6 Cycle 4: nothing Cycle 5: can issue Cycle 6: st load can commit (oldest instruction & finished) can issue 90 9 ld [p] p 5 6 ld [p] p ld [] 3 6 ld [] Cycle 7: can commit (oldest instruction & finished) Cycle 8: and ld can commit (-wide: can do both at once) 9 93
9 ld [p] p ld [] Buffer of instructions Fetch Decode Rename Dispatch Issue Reg-read Execute Writeback Commit 94
CIS 371 Computer Organization and Design
CIS 371 Computer Organization and Design Unit 10: Static & Dynamic Scheduling Slides developed by Milo Martin & Amir Roth at the University of Pennsylvania with sources that included University of Wisconsin
More informationUnit 9: Static & Dynamic Scheduling
CIS 501: Computer Architecture Unit 9: Static & Dynamic Scheduling Slides originally developed by Drew Hilton, Amir Roth and Milo Mar;n at University of Pennsylvania CIS 501: Comp. Arch. Prof. Milo Martin
More informationCIS 371 Computer Organization and Design
CIS 371 Computer Organization and Design Unit 10: Static & Dynamic Scheduling Slides developed by M. Martin, A.Roth, C.J. Taylor and Benedict Brown at the University of Pennsylvania with sources that included
More informationComputer Architecture: Out-of-Order Execution. Prof. Onur Mutlu (editted by Seth) Carnegie Mellon University
Computer Architecture: Out-of-Order Execution Prof. Onur Mutlu (editted by Seth) Carnegie Mellon University Reading for Today Smith and Sohi, The Microarchitecture of Superscalar Processors, Proceedings
More informationAdvanced Superscalar Architectures. Speculative and Out-of-Order Execution
6.823, L16--1 Advanced Superscalar Architectures Asanovic Laboratory for Computer Science M.I.T. http://www.csg.lcs.mit.edu/6.823 Speculative and Out-of-Order Execution Branch Prediction kill kill Branch
More informationLecture 14: Instruction Level Parallelism
Lecture 14: Instruction Level Parallelism Last time Pipelining in the real world Today Control hazards Other pipelines Take QUIZ 10 over P&H 4.10-15, before 11:59pm today Homework 5 due Thursday March
More informationCode Scheduling & Limitations
This Unit: Static & Dynamic Scheduling CIS 371 Computer Organization and Design Unit 11: Static and Dynamic Scheduling App App App System software Mem CPU I/O Code scheduling To reduce pipeline stalls
More informationComputer Architecture ELE 475 / COS 475 Slide Deck 6: Superscalar 3. David Wentzlaff Department of Electrical Engineering Princeton University
Computer Architecture ELE 475 / COS 475 Slide Deck 6: Superscalar 3 David Wentzlaff Department of Electrical Engineering Princeton University 1 Agenda SpeculaJon and Branches Register Renaming Memory DisambiguaJon
More informationParallelism I: Inside the Core
Parallelism I: Inside the Core 1 The final Comprehensive Same general format as the Midterm. Review the homeworks, the slides, and the quizzes. 2 Key Points What is wide issue mean? How does does it affect
More informationAdvanced Superscalar Architectures
Advanced Suerscalar Architectures Krste Asanovic Laboratory for Comuter Science Massachusetts Institute of Technology Physical Register Renaming (single hysical register file: MIPS R10K, Alha 21264, Pentium-4)
More informationLecture 20: Parallelism ILP to Multicores. James C. Hoe Department of ECE Carnegie Mellon University
18 447 Lecture 20: Parallelism ILP to Multicores James C. Hoe Department of ECE Carnegie Mellon University 18 447 S18 L20 S1, James C. Hoe, CMU/ECE/CALCM, 2018 18 447 S18 L20 S2, James C. Hoe, CMU/ECE/CALCM,
More informationCOSC 6385 Computer Architecture. - Tomasulos Algorithm
COSC 6385 Computer Architecture - Tomasulos Algorithm Fall 2008 Analyzing a short code-sequence DIV.D F0, F2, F4 ADD.D F6, F0, F8 S.D F6, 0(R1) SUB.D F8, F10, F14 MUL.D F6, F10, F8 1 Analyzing a short
More informationComputer Architecture 计算机体系结构. Lecture 3. Instruction-Level Parallelism I 第三讲 指令级并行 I. Chao Li, PhD. 李超博士
Computer Architecture 计算机体系结构 Lecture 3. Instruction-Level Parallelism I 第三讲 指令级并行 I Chao Li, PhD. 李超博士 SJTU-SE346, Spring 2018 Review ISA, micro-architecture, physical design Evolution of ISA CISC vs
More informationPipelining A B C D. Readings: Example: Doing the laundry. Ann, Brian, Cathy, & Dave. each have one load of clothes to wash, dry, and fold
Pipelining Readings: 4.5-4.8 Example: Doing the laundry Ann, Brian, Cathy, & Dave A B C D each have one load of clothes to wash, dry, and fold Washer takes 30 minutes Dryer takes 40 minutes Folder takes
More informationAnne Bracy CS 3410 Computer Science Cornell University. [K. Bala, A. Bracy, S. McKee, E. Sirer, H. Weatherspoon]
Anne Bracy CS 3410 Computer Science Cornell University [K. Bala, A. Bracy, S. McKee, E. Sirer, H. Weatherspoon] Prog. Mem PC +4 inst Reg. File 5 5 5 control ALU Data Mem Fetch Decode Execute Memory WB
More informationCS 152 Computer Architecture and Engineering. Lecture 15 - Advanced Superscalars
CS 152 Comuter Architecture and Engineering Lecture 15 - Advanced Suerscalars Krste Asanovic Electrical Engineering and Comuter Sciences University of California at Berkeley htt://www.eecs.berkeley.edu/~krste
More informationPipelined MIPS Datapath with Control Signals
uction ess uction Rs [:26] (Opcode[5:]) [5:] ranch luor. Decoder Pipelined MIPS path with Signals luor Raddr at Five instruction sequence to be processed by pipeline: op [:26] rs [25:2] rt [2:6] rd [5:]
More informationTomasulo-Style Register Renaming
Tomasulo-Style Register Renaming ldf f0,x(r1) allocate RS#4 map f0 to RS#4 mulf f4,f0, allocate RS#6 ready, copy value f0 not ready, copy tag Map Table f0 f4 RS#4 RS T V1 V2 T1 T2 4 REG[r1] 6 REG[] RS#4
More informationCS 152 Computer Architecture and Engineering. Lecture 14 - Advanced Superscalars
CS 152 Comuter Architecture and Engineering Lecture 14 - Advanced Suerscalars Krste Asanovic Electrical Engineering and Comuter Sciences University of California at Berkeley htt://www.eecs.berkeley.edu/~krste
More informationCIS 662: Sample midterm w solutions
CIS 662: Sample midterm w solutions 1. (40 points) A processor has the following stages in its pipeline: IF ID ALU1 MEM1 MEM2 ALU2 WB. ALU1 stage is used for effective address calculation for loads, stores
More informationChapter 3: Computer Organization Fundamentals. Oregon State University School of Electrical Engineering and Computer Science.
Chapter 3: Computer Organization Fundamentals Prof. Ben Lee Oregon State University School of Electrical Engineering and Computer Science Chapter Goals Understand the organization of a computer system
More informationPIPELINING: BRANCH AND MULTICYCLE INSTRUCTIONS
PIPELINING: BRANCH AND MULTICYCLE INSTRUCTIONS Mahdi Nazm Bojnordi Assistant Professor School of Computing University of Utah CS/ECE 6810: Computer Architecture Overview Announcement Homework 1 submission
More informationDecoupling Loads for Nano-Instruction Set Computers
Decoupling Loads for Nano-Instruction Set Computers Ziqiang (Patrick) Huang, Andrew Hilton, Benjamin Lee Duke University {ziqiang.huang, andrew.hilton, benjamin.c.lee}@duke.edu ISCA-43, June 21, 2016 1
More informationHakim Weatherspoon CS 3410 Computer Science Cornell University
Hakim Weatherspoon CS 3410 Computer Science Cornell University The slides are the product of many rounds of teaching CS 3410 by Professors Weatherspoon, Bala, Bracy, McKee, and Sirer. memory inst register
More informationENGN1640: Design of Computing Systems Topic 05: Pipeline Processor Design
ENGN64: Design of Computing Systems Topic 5: Pipeline Processor Design Professor Sherief Reda http://scale.engin.brown.edu Electrical Sciences and Computer Engineering School of Engineering Brown University
More informationDAT105: Computer Architecture Study Period 2, 2009 Exercise 2 Chapter 2: Instruction-Level Parallelism and Its Exploitation
Study Period 2, 29 Exercise 2 Chapter 2: Instruction-Level Parallelism and Its Exploitation Mafijul Islam Department of Computer Science and Engineering November 12, 29 Study Period 2, 29 Goals: To understand
More informationAnnouncements. Programming assignment #2 due Monday 9/24. Talk: Architectural Acceleration of Real Time Physics Glenn Reinman, UCLA CS
Lipasti, artin, Roth, Shen, Smith, Sohi, Tyson, Vijaykumar GAS STATION Pipelining II Fall 2007 Prof. Thomas Wenisch http://www.eecs.umich.edu/courses/eecs470 Slides developed in part by Profs. Austin,
More informationECE 552 / CPS 550 Advanced Computer Architecture I. Lecture 10 Instruction-Level Parallelism Part 3
ECE 552 / CPS 550 Advanced Comuter Architecture I Lecture 10 Instruction-Level Parallelism Part 3 Benjamin Lee Electrical and Comuter Engineering Duke University www.duke.edu/~bcl15 www.duke.edu/~bcl15/class/class_ece252fall12.html
More information6.823 Computer System Architecture Prerequisite Self-Assessment Test Assigned Feb. 6, 2019 Due Feb 11, 2019
6.823 Computer System Architecture Prerequisite Self-Assessment Test Assigned Feb. 6, 2019 Due Feb 11, 2019 http://csg.csail.mit.edu/6.823/ This self-assessment test is intended to help you determine your
More informationCS152: Computer Architecture and Engineering Introduction to Pipelining. October 22, 1997 Dave Patterson (http.cs.berkeley.
CS152: Computer Architecture and Engineering Introduction to Pipelining October 22, 1997 Dave Patterson (http.cs.berkeley.edu/~patterson) lecture slides: http://www-inst.eecs.berkeley.edu/~cs152/ cs 152
More informationCSCI 510: Computer Architecture Written Assignment 2 Solutions
CSCI 510: Computer Architecture Written Assignment 2 Solutions The following code does compution over two vectors. Consider different execution scenarios and provide the average number of cycles per iterion
More informationDrowsy Caches Simple Techniques for Reducing Leakage Power Krisztián Flautner Nam Sung Kim Steve Martin David Blaauw Trevor Mudge
Drowsy Caches Simple Techniques for Reducing Leakage Power Krisztián Flautner Nam Sung Kim Steve Martin David Blaauw Trevor Mudge krisztian.flautner@arm.com kimns@eecs.umich.edu stevenmm@eecs.umich.edu
More informationImproving Performance: Pipelining!
Iproving Perforance: Pipelining! Meory General registers Meory ID EXE MEM WB Instruction Fetch (includes PC increent) ID Instruction Decode + fetching values fro general purpose registers EXE EXEcute arithetic/logic
More informationCMU Introduction to Computer Architecture, Spring 2013 HW 3 Solutions: Microprogramming Wrap-up and Pipelining
CMU 18-447 Introduction to Computer Architecture, Spring 2013 HW 3 Solutions: Microprogramming Wrap-up and Pipelining Instructor: Prof. Onur Mutlu TAs: Justin Meza, Yoongu Kim, Jason Lin 1 Adding the REP
More information128Mb Synchronous DRAM. Features High Performance: Description. REV 1.0 May, 2001 NT5SV32M4CT NT5SV16M8CT NT5SV8M16CT
Features High Performance: f Clock Frequency -7K 3 CL=2-75B, CL=3-8B, CL=2 Single Pulsed RAS Interface Fully Synchronous to Positive Clock Edge Four Banks controlled by BS0/BS1 (Bank Select) Units 133
More informationComputer Architecture and Parallel Computing 并行结构与计算. Lecture 5 SuperScalar and Multithreading. Peng Liu
Comuter Architecture and Parallel Comuting 并行结构与计算 Lecture 5 SuerScalar and Multithreading Peng Liu College of Info. Sci. & Elec. Eng. Zhejiang University liueng@zju.edu.cn Last time in Lecture 04 Register
More informationCS 6354: Tomasulo. 21 September 2016
1 CS 6354: Tomasulo 21 September 2016 To read more 1 This day s paper: Tomasulo, An Efficient Algorithm for Exploiting Multiple Arithmetic Units Supplementary readings: Hennessy and Patterson, Computer
More informationTo read more. CS 6354: Tomasulo. Intel Skylake. Scheduling. How can we reorder instructions? Without changing the answer.
To read more CS 6354: Tomasulo 21 September 2016 This day s paper: Tomasulo, An Efficient Algorithm for Exploiting Multiple Arithmetic Units Supplementary readings: Hennessy and Patterson, Computer Architecture:
More informationDirect-Mapped Cache Terminology. Caching Terminology. TIO Dan s great cache mnemonic. UCB CS61C : Machine Structures
Lecturer SOE Dan Garcia inst.eecs.berkeley.edu/~cs61c UCB CS61C : Machine Structures Lecture 31 Caches II 2008-04-12 HP has begun testing research prototypes of a novel non-volatile memory element, the
More informationChapter 2 ( ) -Revisit ReOrder Buffer -Exception handling and. (parallelism in HW)
Comuter Architecture A Quantitative Aroach, Fifth Edition Chater 2 (2.6-2.11) -Revisit ReOrder Buffer -Excetion handling and (seculation in hardware) -VLIW and EPIC (seculation in SW, arallelism in SW)
More informationCMPEN 411 VLSI Digital Circuits Spring Lecture 20: Multiplier Design
CMPEN 411 VLSI Digital Circuits Spring 2011 Lecture 20: Multiplier Design [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] Sp11 CMPEN 411
More informationOptimality of Tomasulo s Algorithm Luna, Dong Gang, Zhao
Optimality of Tomasulo s Algorithm Luna, Dong Gang, Zhao Feb 28th, 2002 Our Questions about Tomasulo Questions about Tomasulo s Algorithm Is it optimal (can always produce the wisest instruction execution
More informationNear-Optimal Precharging in High-Performance Nanoscale CMOS Caches
Near-Optimal Precharging in High-Performance Nanoscale CMOS Caches Se-Hyun Yang and Babak Falsafi Computer Architecture Laboratory (CALCM) Carnegie Mellon University {sehyun, babak}@cmu.edu http://www.ece.cmu.edu/~powertap
More informationLecture 31 Caches II TIO Dan s great cache mnemonic. Issues with Direct-Mapped
CS61C L31 Caches II (1) inst.eecs.berkeley.edu/~cs61c UC Berkeley CS61C : Machine Structures Lecture 31 Caches II 26-11-13 Lecturer SOE Dan Garcia www.cs.berkeley.edu/~ddgarcia GPUs >> CPUs? Many are using
More informationCS 250! VLSI System Design
CS 250! VLSI System Design Lecture 3 Timing 2014-9-4! Professor Jonathan Bachrach! slides by John Lazzaro TA: Colin Schmidt www-insteecsberkeleyedu/~cs250/ UC Regents Fall 2013/1014 UCB everything doesn
More informationLocomotive Driver Desk. Manual
Locomotive Driver Desk Manual Authors: Dr.-Ing. T. Vaupel, D. Richter, M. Berger Translated by Wolfram Steinke Copyright Uhlenbrock Elektronik GmbH, Bottrop 3rd Edition March 2004 All Rights Reserved Duplication
More informationSYNCHRONOUS DRAM. 128Mb: x32 SDRAM. MT48LC4M32B2-1 Meg x 32 x 4 banks
SYNCHRONOUS DRAM 128Mb: x32 MT48LC4M32B2-1 Meg x 32 x 4 banks For the latest data sheet, please refer to the Micron Web site: www.micron.com/sdramds FEATURES PC100 functionality Fully synchronous; all
More informationFixing the Hyperdrive: Maximizing Rendering Performance on NVIDIA GPUs
Fixing the Hyperdrive: Maximizing Rendering Performance on NVIDIA GPUs Louis Bavoil, Principal Engineer Booth #223 - South Hall www.nvidia.com/gdc Full-Screen Pixel Shader SM TEX L2 DRAM CROP SM = Streaming
More informationDigital Hand Controller. Manual
Digital Hand Controller Manual Authors: Dr.-Ing. T. Vaupel, D. Richter, M. Berger Translated by Wolfram Steinke Copyright Uhlenbrock Elektronik GmbH, Bottrop 3rd Edition March 2004 All Rights Reserved
More informationFabComp: Hardware specication
Sol Boucher and Evan Klei CSCI-453-01 04/28/14 FabComp: Hardware specication 1 Hardware The computer is composed of a largely isolated data unit and control unit, which are only connected by a couple of
More informationEECS 583 Class 9 Classic Optimization
EECS 583 Class 9 Classic Optimization University of Michigan September 28, 2016 Generalizing Dataflow Analysis Transfer function» How information is changed by something (BB)» OUT = GEN + (IN KILL) /*
More informationRR Concepts. The StationMaster can control DC trains or DCC equipped trains set to linear mode.
Jan, 0 S RR Concepts M tation aster - 5 Train Controller - V software This manual contains detailed hookup and programming instructions for the StationMaster train controller available in a AMP or 0AMP
More informationPipeline Hazards. See P&H Chapter 4.7. Hakim Weatherspoon CS 3410, Spring 2013 Computer Science Cornell University
Pipeline Hazards See P&H Chapter 4.7 Hakim Weatherspoon CS 341, Spring 213 Computer Science Cornell niversity Goals for Today Data Hazards Revisit Pipelined Processors Data dependencies Problem, detection,
More informationPipeline Hazards. See P&H Chapter 4.7. Hakim Weatherspoon CS 3410, Spring 2013 Computer Science Cornell University
Pipeline Hazards See P&H Chapter 4.7 Hakim Weatherspoon CS 341, Spring 213 Computer Science Cornell niversity Goals for Today Data Hazards Revisit Pipelined Processors Data dependencies Problem, detection,
More informationIn-Place Associative Computing:
In-Place Associative Computing: A New Concept in Processor Design 1 Page Abstract 3 What s Wrong with Existing Processors? 3 Introducing the Associative Processing Unit 5 The APU Edge 5 Overview of APU
More informationProgramming Languages (CS 550)
Programming Languages (CS 550) Mini Language Compiler Jeremy R. Johnson 1 Introduction Objective: To illustrate how to map Mini Language instructions to RAL instructions. To do this in a systematic way
More informationARC-H: Adaptive replacement cache management for heterogeneous storage devices
Journal of Systems Architecture 58 (2012) ARC-H: Adaptive replacement cache management for heterogeneous storage devices Young-Jin Kim, Division of Electrical and Computer Engineering, Ajou University,
More informationSDRAM AS4SD8M Mb: 8 Meg x 16 SDRAM Synchronous DRAM Memory. PIN ASSIGNMENT (Top View)
128 Mb: 8 Meg x 16 SDRAM Synchronous DRAM Memory FEATURES Full Military temp (-55 C to 125 C) processing available Configuration: 8 Meg x 16 (2 Meg x 16 x 4 banks) Fully synchronous; all signals registered
More informationLAB 7. SERIES AND PARALLEL RESISTORS
Name: LAB 7. SERIES AND PARALLEL RESISTORS Problem How do you measure resistance, voltage, and current in a resistor? How are these quantities related? What is the difference between a series circuit and
More informationIS42S32200C1. 512K Bits x 32 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM
512K Bits x 32 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM JANUARY 2007 FEATURES Clock frequency: 183, 166, 143 MHz Fully synchronous; all signals referenced to a positive clock edge Internal bank
More informationEnergy Efficient Content-Addressable Memory
Energy Efficient Content-Addressable Memory Advanced Seminar Computer Engineering Institute of Computer Engineering Heidelberg University Fabian Finkeldey 26.01.2016 Fabian Finkeldey, Energy Efficient
More informationStorage and Memory Hierarchy CS165
Storage and Memory Hierarchy CS165 What is the memory hierarchy? L1
More information- - DQ0 NC DQ1 DQ0 DQ2 - NC DQ1 DQ3 NC - NC
SYNCHRONOUS DRAM 64Mb: x4, x8, x16 MT48LC16M4A2 4 Meg x 4 x 4 banks MT48LC8M8A2 2 Meg x 8 x 4 banks MT48LC4M16A2 1 Meg x 16 x 4 banks For the latest data sheet, please refer to the Micron Web site: www.micron.com/mti/msp/html/datasheet.html
More information128Mb DDR SDRAM. Features. Description. REV 1.1 Oct, 2006
Features Double data rate architecture: two data transfers per clock cycle Bidirectional data strobe () is transmitted and received with data, to be used in capturing data at the receiver is edge-aligned
More informationIS42S32200L IS45S32200L
IS42S32200L IS45S32200L 512K Bits x 32 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM OCTOBER 2012 FEATURES Clock frequency: 200, 166, 143, 133 MHz Fully synchronous; all signals referenced to a positive
More information- DQ0 - NC DQ1 - NC - NC DQ0 - NC DQ2 DQ1 DQ
SYNCHRONOUS DRAM ADVANCE MT48LC28M4A2 32 Meg x 4 x 4 banks MT48LC64M8A2 6 Meg x 8 x 4 banks MT48LC32M6A2 8 Meg x 6 x 4 banks For the latest data sheet, please refer to the Micron Web site: www.micron.com/dramds
More informationPhysics12 Unit 8/9 Electromagnetism
Name: Physics12 Unit 8/9 Electromagnetism 1. An electron, travelling with a constant velocity, enters a region of uniform magnetic field. Which of the following is not a possible pathway? 2. A bar magnet
More information! WARNING To avoid risk of electrical shock, personal injury or death; disconnect power to range before servicing, unless testing requires power.
Double Oven Electric Range Technical Information MER6765BA* Due to possibility of personal injury or property damage, always contact an authorized technician for servicing or repair of this unit. Refer
More informationCMPEN 411 VLSI Digital Circuits Spring Lecture 24: Peripheral Memory Circuits
CMPEN 411 VLSI Digital Circuits Spring 2012 Lecture 24: Peripheral Memory Circuits [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] Sp12
More information! WARNING To avoid risk of electrical shock, personal injury or death; disconnect power to oven before servicing, unless testing requires power.
Technical Information Double Oven Electric Range MER6555AAB/Q/W MER6751AAB/Q/S/W MER6755AAB/Q/S/W MER6775AAB/F/N/Q/S/W Due to possibility of personal injury or property damage, always contact an authorized
More informationSECTION ELECTRIC MOTOR ACTUATORS FOR VALVES
SECTION 40 92 10 - ELECTRIC MOTOR ACTUATORS FOR VALVES PART 1 - GENERAL A. Description This section includes materials and installation of electric motor actuators for valves. B. Submittals 1. Submit shop
More information- DQ0 - NC DQ1 - NC - NC DQ0 - NC DQ2 DQ1 DQ CONFIGURATION. None SPEED GRADE
SYNCHRONOUS DRAM 52Mb: x4, x8, x6 MT48LC28M4A2 32 MEG x 4 x 4 S MT48LC64M8A2 6 MEG x 8 x 4 S MT48LC32M6A2 8 MEG x 6 x 4 S For the latest data sheet, please refer to the Micron Web site: www.micron.com/dramds
More informationSDRAM DEVICE OPERATION
POWER UP SEQUENCE SDRAM must be initialized with the proper power-up sequence to the following (JEDEC Standard 21C 3.11.5.4): 1. Apply power and start clock. Attempt to maintain a NOP condition at the
More informationProject 2: Traffic and Queuing (updated 28 Feb 2006)
Project 2: Traffic and Queuing (updated 28 Feb 2006) The Evergreen Point Bridge (Figure 1) on SR-520 is ranked the 9 th worst commuter hot spot in the U.S. (AAA, 2005). This floating bridge supports the
More informationEPAS Desktop Pro Software User Manual
Software User Manual Issue 1.10 Contents 1 Introduction 4 1.1 What is EPAS Desktop Pro? 4 1.2 About This Manual 4 1.3 Typographical Conventions 5 1.4 Getting Technical Support 5 2 Getting Started 6 2.1
More informationCS 152 Computer Architecture and Engineering
CS 152 Computer Architecture and Engineering Lecture 23 Synchronization 2006-11-16 John Lazzaro (www.cs.berkeley.edu/~lazzaro) TAs: Udam Saini and Jue Sun www-inst.eecs.berkeley.edu/~cs152/ 1 Last Time:
More informationLab # 6 Work Orders, Vehicle Identification, Fuses, and Volt Drop
Name (s) Please limit lab groups to 2 students per vehicle. Lab # 6 Work Orders, Vehicle Identification, Fuses, and Volt Drop 2013 NATEF tasks 277, 278, 280, 281, 287. Select any vehicle newer than 1983.
More information! WARNING To avoid risk of electrical shock, personal injury, or death, disconnect power to range before servicing, unless testing requires power.
Electric Freestanding Range Technical Information MER5875RA* Due to possibility of personal injury or property damage, always contact an authorized technician for servicing or repair of this unit. Refer
More informationGood Winding Starts the First 5 Seconds Part 2 Drives Clarence Klassen, P.Eng.
Good Winding Starts the First 5 Seconds Part 2 Drives Clarence Klassen, P.Eng. Abstract: This is the second part of the "Good Winding Starts" presentation. Here we discuss the drive system and its requirements
More informationAVS64( )L
AVS640416.1604.0808L 64 Mb Synchronous DRAM 16 Mb x 4 0416 8 Mb x 8 0808 4 Mb x 161604 Features PC100/PC133/PC143/PC166compliant Fully synchronous; all signals registered on positive edge of system clock
More information2048MB DDR2 SDRAM SO-DIMM
248MB R2 SRAM S-IMM 248MB R2 SRAM S-IMM based 28Mx8, 8Banks,.8V R2 SRAM with SP Features Performance range (Bandwidth 6.4GB/sec) Part No. 78.A2G86.45 Max Freq. (lock) 4MHz(2.5ns@L6) Speed Grade 8 Mbps
More informationSteady-State Power System Security Analysis with PowerWorld Simulator
Steady-State Power System Security Analysis with PowerWorld Simulator S3: Techniques for Conditioning Hard-to-Solve Cases 2001 South First Street Champaign, Illinois 61820 +1 (217) 384.6330 support@powerworld.com
More information- - DQ0 NC DQ1 DQ0 DQ2 - NC DQ1 DQ3 NC - NC
SYHRONOUS DRAM 128Mb: x4, x8, x16 MT48LC32M4A2 8 Meg x 4 x 4 banks MT48LC16M8A2 4 Meg x 8 x 4 banks MT48LC8M16A2 2 Meg x 16 x 4 banks For the latest data sheet, please refer to the Micron Web site: www.micron.com/dramds
More informationIntroduction to PowerWorld Simulator: Interface and Common Tools
Introduction to PowerWorld Simulator: Interface and Common Tools I10: Introduction to Contingency Analysis 2001 South First Street Champaign, Illinois 61820 +1 (217) 384.6330 support@powerworld.com http://www.powerworld.com
More informationEnhancing Energy Efficiency of Database Applications Using SSDs
Seminar Energy-Efficient Databases 29.06.2011 Enhancing Energy Efficiency of Database Applications Using SSDs Felix Martin Schuhknecht Motivation vs. Energy-Efficiency Seminar 29.06.2011 Felix Martin Schuhknecht
More informationAlloyed Branch History: Combining Global and Local Branch History for Robust Performance
Alloyed Branch History: Combining Global and Local Branch History for Robust Performance UNIV. OF VIRGINIA DEPT. OF COMPUTER SCIENCE TECH. REPORT CS-22-21 Zhijian Lu, John Lach, Mircea R. Stan, Kevin Skadron
More informationHYB25D256400/800AT 256-MBit Double Data Rata SDRAM
256-MBit Double Data Rata SDRAM Features CAS Latency and Frequency Maximum Operating Frequency (MHz) CAS Latency DDR266A -7 DDR200-8 2 133 100 2.5 143 125 Double data rate architecture: two data transfers
More informationCommercial Systems Customer Support
4 0 0 Collins Road NE C edar Rapids, IA 52498 OPSB 0166-17R1 Date: October 23, 2017 To: Operators of Rockwell Collins Flight Management Systems Pro Line 4 and Pro Line 21 FMS 3.3.x through FMS 4.x From:
More informationCprE 281: Digital Logic
CprE 28: Digital Logic Instructor: Alexander Stoytchev http://www.ece.iastate.edu/~alexs/classes/ Registers and Counters CprE 28: Digital Logic Iowa State University, Ames, IA Copyright Alexander Stoytchev
More information! WARNING To avoid risk of electrical shock, personal injury or death; disconnect power to range before servicing, unless testing requires power.
Double Oven Electric Range Technical Information MER6875BA* Due to possibility of personal injury or property damage, always contact an authorized technician for servicing or repair of this unit. Refer
More informationA48P4616B. 16M X 16 Bit DDR DRAM. Document Title 16M X 16 Bit DDR DRAM. Revision History. AMIC Technology, Corp. Rev. No. History Issue Date Remark
16M X 16 Bit DDR DRAM Document Title 16M X 16 Bit DDR DRAM Revision History Rev. No. History Issue Date Remark 1.0 Initial issue January 9, 2014 Final (January, 2014, Version 1.0) AMIC Technology, Corp.
More information! WARNING To avoid risk of electrical shock, personal injury or death; disconnect power to oven before servicing, unless testing requires power.
Technical Information Double Oven Dual Fuel Range JDR8895AAB/S/W Due to possibility of personal injury or property damage, always contact an authorized technician for servicing or repair of this unit.
More informationContingency Analysis
Contingency Analysis Power systems are operated so that overloads do not occur either in real-time or under any statistically likely contingency. This is often called maintaining system security Simulator
More informationPPEP: ONLINE PERFORMANCE, POWER, AND ENERGY PREDICTION FRAMEWORK
PPEP: ONLINE PERFORMANCE, POWER, AND ENERGY PREDICTION FRAMEWORK BO SU JUNLI GU LI SHEN WEI HUANG JOSEPH L. GREATHOUSE ZHIYING WANG NUDT AMD RESEARCH DECEMBER 17, 2014 BACKGROUND Dynamic Voltage and Frequency
More informationQuoteWerks Integration
QuoteWerks Integration Reference Guide Last Updated: January 15, 2009 This QuoteWerks Integration Reference Guide is for use by SedonaOffice customers only. This guide is to be used in conjunction with
More informationCritical Chain Project Management (CCPM)
Critical Chain Project Management (CCPM) Sharing of concepts and deployment strategy Ashok Muthuswamy April 2018 1 Objectives Why did we implement CCPM at Tata Chemicals? Provide an idea of CCPM, its concepts
More informationCS250 VLSI Systems Design
CS250 VLSI Systems Design Lecture 4: Physical Realities: Beneath the Digital Abstraction, Part 1: Timing Spring 2016 John Wawrzynek with Chris Yarp (GSI) Lecture 04, Timing CS250, UC Berkeley Sp16 What
More informationCAUTION All safety information must be followed as provided in Service Manual
Double Oven Gas Range Technical Information MGR6875AD* Due to possibility of personal injury or property damage, always contact an authorized technician for servicing or repair of this unit. Refer to Service
More informationFrequently Asked Questions: EMC Captiva 7.5
Frequently Asked Questions: EMC Captiva 7.5 Table of Contents What s New? Captiva Web Client Capture REST Services Migration/Upgrades Deprecated Modules Other Changes More Information What s New? Question:
More informationWarped-Compression: Enabling Power Efficient GPUs through Register Compression
WarpedCompression: Enabling Power Efficient GPUs through Register Compression Sangpil Lee, Keunsoo Kim, Won Woo Ro (Yonsei University*) Gunjae Koo, Hyeran Jeon, Murali Annavaram (USC) (*Work done while
More information