Design Specification. DDR2 UDIMM Enhanced Performance Profiles
|
|
|
- Brenda Ford
- 6 years ago
- Views:
Transcription
1 Design Specification DDR2 UDIMM Enhanced Performance Profiles
2
3 Document Change History REV Date Reason for Change 01 Initial Release i
4 Design Specification Table of Contents Chapter 1. Enhanced Performance Profiles Performance Profiles Full Profiles Abbreviated Profiles Address Mapping...2 Chapter 2. Field Definitions Global Field Definitions Field: EPP Identifier String Field: EPP Profile Type Identifier Field: Profile for Optimal Performance Field: Profile Enables Profile-Specific Field Definitions Field: Voltage Level Field: Address Command Rate Field: Address Drive Strength Field: Chip Select Drive Strength Field: Clock Drive Strength Field: Data Drive Strength Field: DQS Drive Strength Field: Address/Command Fine Delay Field: Address/Command Setup Time Field: Chip Select Fine Delay Field: Chip Select Setup Time Field Definitions Derived from JEDEC Standard Field: SDRAM Cycle Time Field: CAS Latency...7 ii
5 iii
6
7 Chapter 1. Enhanced Performance Profiles All DDR2 Unbuffered DIMM modules are required to include a Serial Presence Detect (SPD) EEPROM to allow them to be properly recognized by target systems. The contents of the SPD are defined by JEDEC. While the JEDEC SPD definitions have been used very effectively, they are not sufficiently comprehensive for overclocking applications. In such applications there are many parameters that are modified, and no provision exists in the JEDEC SPD specification to allow the system to make these changes automatically. This document defines an enhanced SPD which contains additional performance-specific information known as Enhanced Performance Profiles (EPP). This information is contained in an unused area of the SPD, so modules implementing EPP may continue to be JEDEC compliant Performance Profiles The EPP section of the SPD may contain one of two defined profile types: Full Profile Abbreviated Profiles The following sections describe both of these profiles Full Profiles The EPP may contain up to two full performance profiles. The full profiles are very comprehensive, and are tailored towards modules where the highest degree of parametric specification is desired. Table 1 describes the profiles stored in the Manufacturer s Specific Data area of the SPD (bytes ). Table 1. Full Performance Profiles Byte Number Description Profile Index - Version, enables, etc Profile FP Profile FP1 1
8 Design Specification Abbreviated Profiles The EPP may contain up to four abbreviated performance profiles. Some detailed parameters are not included in the abbreviated profiles; only the most commonly modified parameters are included. The abbreviated list of parameters allows four profiles to reside within the EPP, rather than just two. Table 2 describes the profiles stored in the Manufacturer s Specific Data area of the SPD (bytes ) Table 2. Abbreviated Performance Profiles Byte Number Description Profile Index - Version, enables, etc Profile AP Profile AP Profile AP Profile AP Address Mapping Tables 3 and 4 contain the address mapping for full performance profile and abbreviated performance profile, respectively. Table 3. Full Performance Profile Map Byte Number Bit Field Profile Number Description * :0 Global EPP Identifier String 102 7:0 Global EPP Profile Type Identifier 103 1:0 Global Profile for Optimal Performance 103 5:4 Global Profile Enables 104 6:0 0 Voltage Level Address Cmd Rate 105 1:0 0 Address Drive Strength 105 3:2 0 Chip Select Drive Strength 105 5:4 0 Clock Drive Strength 105 7:6 0 Data Drive Strength 106 1:0 0 DQS Drive Strength 107 4:0 0 Address/Command Fine Delay Address/Command Setup Time 108 4:0 0 Chip Select Delay 2
9 DDR2 UDIMM Enhanced Performance Profiles Byte Number Bit Field Profile Number Description * Chip Select Setup Time 109 7:0 0 Minimum Cycle time at Supported CAS Latency 110 7:0 0 CAS Latency :0 0 Minimum RAS to CAS delay (trcd) :0 0 Minimum Row Precharge Time (trp) :0 0 Minimum Active to Precharge Time (tras) :0 0 Write Recovery Time (twr) :0 0 Minimum Active to Active/Refresh Time (trc) 116 6:0 1 Voltage Level Address Cmd Rate 117 1:0 1 Address Drive Strength 117 3:2 1 Chip Select Drive Strength 117 5:4 1 Clock Drive Strength 117 7:6 1 Data Drive Strength 118 1:0 1 DQS Drive Strength 119 4:0 1 Address/Command Fine Delay Address/Command Setup Time 120 4:0 1 Chip Select Delay Chip Select Setup Time :0 1 Minimum Cycle time at Supported CAS Latency :0 1 CAS Latency :0 1 Minimum RAS to CAS delay (trcd) :0 1 Minimum Row Precharge Time (trp) :0 1 Minimum Active to Precharge Time (tras) :0 1 Write Recovery Time (twr) :0 1 Minimum Active to Active/Refresh Time (trc) 41 * Based on JEDEC Byte Number 3
10 Design Specification Table 4. Abbreviated Performance Profile Map Byte Number Bit Field Profile Number Description * :0 Global EPP Identifier String 102 7:0 Global EPP Profile Type Identifier 103 1:0 Global Profile for Optimal Performance 103 7:4 Global Profile Enables 104 6:0 0 Voltage Level Address Cmd Rate 105 7:0 0 Minimum Cycle time at Supported CAS Latency :0 0 CAS Latency :0 0 Minimum RAS to CAS delay (trcd) :0 0 Minimum Row Precharge Time (trp) :0 0 Minimum Active to Precharge Time (tras) :0 1 Voltage Level Address CMD Rate 111 7:0 1 Minimum Cycle time at Supported CAS Latency :0 1 CAS Latency :0 1 Minimum RAS to CAS delay (trcd) :0 1 Minimum Row Precharge Time (trp) :0 1 Minimum Active to Precharge Time (tras) :0 2 Voltage Level Address Cmd Rate 117 7:0 2 Minimum Cycle time at Supported CAS Latency :0 2 CAS Latency :0 2 Minimum RAS to CAS delay (trcd) :0 2 Minimum Row Precharge Time (trp) :0 2 Minimum Active to Precharge Time (tras) :0 3 Voltage Level Address Cmd Rate 123 7:0 3 Minimum Cycle time at Supported CAS Latency :0 3 CAS Latency :0 3 Minimum RAS to CAS delay (trcd) :0 3 Minimum Row Precharge Time (trp) :0 3 Minimum Active to Precharge Time (tras) 30 * Based on JEDEC Byte Number 4
11 Chapter 2. Field Definitions 2.1..Global Field Definitions Field: EPP Identifier String The EPP Identifier String field describes whether this DIMM adheres to The Enhanced Performance Profile SPD Specification. The value is specified most significant nibble first. So byte 99 should contain the hex value 6D. Table 5 shows the EPP SPD support strings. Table 5. EPP SPD Support String Field Support String Yes No 4E566Dh All other values Field: EPP Profile Type Identifier The EPP Profile Type Identifier field describes which version this DIMM supports. Table 6 shows the EPP profile types. Table 6. EPP Profile Type Field Profile Type Supported Abbreviated Profiles Full Profiles A1 B1
12 Design Specification Field: Profile for Optimal Performance The Profile for Optimal Performance field specifies which Profile should be loaded to maximize system performance. Table 7 shows the profile for the optimal performance. Table 7. Profile for Optimal Performance Field Best Profile Field: Profile Enables The Profile Enables field specifies which profiles contain valid data. At least one profile must be marked valid. Table 8 lists the profiles. Table 8. Profile Enables Field Profile Enable Profile 0 Valid 1 Profile 1 Valid 2 Profile 2 Valid 4 Profile 3 Valid 8 2
13 DDR2 UDIMM Enhanced Performance Profiles 2.2. Profile-Specific Field Definitions Field: Voltage Level The Voltage Level field describes the voltage level required for this profile. The value is defined as 25mV increments above the nominal operating voltage. All Hex values between 00h-1Ch are valid. Table 9 lists the voltage levels. Table 9. Voltage Level Field Voltage Level Example s 1.8V 00h 1.9V 04h 2.0V 08h 2.1V 0Ch 2.2V 10h 2.3V 14h 2.4V 18h 2.5V 1Ch Field: Address Command Rate The Address Command Rate field defines the address command rate. If the command rate is set to 1T, then commands can be sent on every clock edge. If the command rate is set to 2T, then commands can be sent on every other clock edge. Table 10 shows the command rates. Table 10. Address Command Rate Field Command Rate 1T 2T 0h 1h 3
14 Design Specification Field: Address Drive Strength The Address Drive Strength field defines the address drive strength. Table 11 lists the drive strengths. Table 11. Address Drive Strength Field Drive Strength 1.0x 0h 1.25x 1h 1.5x 2h 2.0x 3h Field: Chip Select Drive Strength This field defines the chip select drive strength. Table 12 lists the chip select drive strengths. Table 12. Chip Select Drive Strength Field Drive Strength 1.0x 0h 1.25x 1h 1.5x 2h 2.0x 3h Field: Clock Drive Strength This field defines the clock drive strength. Table 13 lists the clock drive strengths. Table 13. Clock Drive Strength Field Drive Strength.75x 0h 1.0x 1h 1.25x 2h 1.5x 3h 4
15 DDR2 UDIMM Enhanced Performance Profiles Field: Data Drive Strength This field defines the data drive strength. Table 14 lists the data drive strengths. Table 14. Data Drive Strength Field Drive Strength.75x 0h 1.0x 1h 1.25x 2h 1.5x 3h Field: DQS Drive Strength This field defines the DQS drive strength. Table 15 lists the DSQ drive strengths. Table 15. DQS Drive Strength Field Drive Strength.75x 0h 1.0x 1h 1.25x 2h 1.5x 3h Field: Address/Command Fine Delay The Address/Command Fine Delay field defines how long the address and command pins are delayed with respect to the default setup time. Table 16 lists the address fine delays. Table 16. Address Fine Delay Field Fine Delay No delay 00h 1/64 MEMCLK delay 01h 2/64 MEMCLK delay 02h 31/64 MEMCLK delay 1Fh Field: Address/Command Setup Time This field defines the default setup time for address and command pins. 5
16 Design Specification Table 17. Address Setup Time Field Setup Time ½ MEMCLK 0h 1 MEMCLK 1h Field: Chip Select Fine Delay The Chip Select Fine Delay field defines how long the chip-select and ODT pins are delayed with respect to the default setup time. Table 18 lists the fine delay times. Table 18. Chip Select Fine Delay Field Fine Delay No delay 00h 1/64 MEMCLK delay 01h 2/64 MEMCLK delay 02h 31/64 MEMCLK delay 1Fh Field: Chip Select Setup Time The Chip Select Setup Time field defines the default setup time for chip select and ODT pins. Table 19 lists the setup times. Table 19. Chip Select Setup Time Field Setup Time ½ MEMCLK 0h 1 MEMCLK 1h 6
17 DDR2 UDIMM Enhanced Performance Profiles 2.3. Field Definitions Derived from JEDEC Standard The remaining fields are copied from the JEDEC specification. Refer to JC45 SPD for DDR2 SDRAM Module revision Field: SDRAM Cycle Time The SDRAM Cycle Time field specifies the minimum cycle time at the desired CAS Latency. The JEDEC standard does not have a value to exactly specify 1066 MHz bus speed. Therefore, one value has been added to extend the programmability of this field to cover this case. Table 20 lists the cycle time. Table 20. SDRAM Cycle Time Cycle Time 1.875ns 1Eh Field: CAS Latency The CAS Latency field specifies which CAS Latency should be programmed for this Profile. Unlike the JEDEC Standard, only a single CAS Latency should be specified. Table 21 lists the CAS latency values. Table 21. CAS Latency Field CAS Latency 2 04h 3 08h 4 10h 5 20h 6 40h 7
DTM68102D. 16GB Pin 2Rx4 Registered ECC DDR4 DIMM. DTM68102D 2Gx72 16G 2Rx4 PC4-2133P-RBP-10
Features 288-pin JEDEC-compliant DIMM, 133.35 mm wide by 31.25 mm high Operating Voltage: VDD/VDDQ = 1.2V (1.14V to 1.26V) VPP = 2.5V (2.375V to 2.75V) VDDSPD = 2.25V to 2.75V I/O Type: 1.2 V signaling
DTM68116D 32GB Pin 2Rx4 Registered ECC DDR4 DIMM
Features 288-pin JEDEC-compliant DIMM, 133.35 mm wide by 31.25 mm high Operating Voltage: VDD/VDDQ = 1.2V (1.14V to 1.26V) VPP = 2.5V (2.375V to 2.75V) VDDSPD = 2.25V to 2.75V I/O Type: 1.2 V signaling
Advantage Memory Corporation reserves the right to change products and specifications without notice
SD872-8X8-72VS4 SDRAM DIMM 8MX72 SDRAM DIMM with ECC based on 8MX8, 4B, 4K Refresh, 3.3V DRAMs with SPD GENERAL DESCRIPTION The Advantage SD872-8X8-72VS4 is a 8MX72 Synchronous Dynamic RAM high-density
Advantage Memory Corporation reserves the right to change products and specifications without notice
SDRAM SODIMM 4MX64 SDRAM SO DIMM based on 4MX16, 4Banks, 4K Refresh, 3.3V DRAMs with SPD GENERAL DESCRIPTION The Advantage is a 4MX64 Synchronous Dynamic RAM high density memory module. The Advantage consists
SDRAM DEVICE OPERATION
POWER UP SEQUENCE SDRAM must be initialized with the proper power-up sequence to the following (JEDEC Standard 21C 3.11.5.4): 1. Apply power and start clock. Attempt to maintain a NOP condition at the
Advantage Memory Corporation reserves the right to change products and specifications without notice
SDRAM DIMM 32MX72 SDRAM DIMM with PLL & Register based on 32MX4, 4 Internal Banks, 4K Refresh, 3.3V DRAMs with SPD GENERAL DESCRIPTION The Advantage is a 32MX72 Synchronous Dynamic RAM high density memory
TS1SSG S (TS16MSS64V6G)
Description The TS1SSG10005-7S (TS16MSS64V6G) is a 16M bit x 64 Synchronous Dynamic RAM high-density memory module. The TS1SSG10005-7S (TS16MSS64V6G) consists of 4 piece of CMOS 16Mx16bits Synchronous
Revision History. REV. 0.1 June Revision 0.0 (May, 1999) PC133 first published.
Revision History Revision 0.0 (May, 1999) PC133 first published. Revision 0.1 (June, 1999) - Changed PCB Dimensions in PACKAGE DIMENSIONS This datasheet has been downloaded from http://www.digchip.com
SYNCHRONOUS DRAM. 256Mb: x4, x8, x16 SDRAM 3.3V
SYNCHRONOUS DRAM 256Mb: x4, x8, x16 Features: Intel PC133 (3-3-3) compatible Fully synchronous; all signals registered on positive edge of system clock Internal pipelined operation; column address can
Shrink-TSOP. M464S3323CN0 SDRAM SODIMM 32Mx64 SDRAM SODIMM based on stsop2 16Mx8, 4Banks, 4K Refresh, 3.3V SDRAMs with SPD. Pin. Front. Pin.
M464S3323CN0 SDRAM SODIMM 32Mx64 SDRAM SODIMM based on stsop2 16Mx8, 4Banks, 4K Refresh, 3.3V SDRAMs with SPD GENERAL DESCRIPTION The Samsung M464S3323CN0 is a 32M bit x 64 Synchronous Dynamic RAM high
A48P4616B. 16M X 16 Bit DDR DRAM. Document Title 16M X 16 Bit DDR DRAM. Revision History. AMIC Technology, Corp. Rev. No. History Issue Date Remark
16M X 16 Bit DDR DRAM Document Title 16M X 16 Bit DDR DRAM Revision History Rev. No. History Issue Date Remark 1.0 Initial issue January 9, 2014 Final (January, 2014, Version 1.0) AMIC Technology, Corp.
PMD706416A. Document Title. 64Mb (4M x 16) DDR SDRAM (A die) Datasheet
Document Title 64Mb (4M x 16) DDR SDRAM (A die) Datasheet This document is a general product description and subject to change without notice. 64MBIT DDR DRAM Features JEDEC DDR Compliant Differential
PMD709408C/PMD709416C. Document Title. Revision History. 512Mb (64M x 8 / 32M x 16) DDR SDRAM C die Datasheet
Document Title 512Mb (64M x 8 / 32M x 16) DDR SDRAM C die Datasheet Revision History Revision Date Page Notes 0.1 October, 2013 Preliminary 1.0 March, 2014 Official release 1.1 April, 2014 500Mbps speed
M464S1724CT1 SDRAM SODIMM 16Mx64 SDRAM SODIMM based on 8Mx16,4Banks,4K Refresh,3.3V Synchronous DRAMs with SPD. Pin. Pin. Back. Front DQ53 DQ54 DQ55
M464S1724CT1 SDRAM SODIMM 16Mx64 SDRAM SODIMM based on 8Mx16,4Banks,4K Refresh,3.3V Synchronous DRAMs with SPD GENERAL DESCRIPTION The Samsung M464S1724CT1 is a 16M bit x 64 Synchronous Dynamic RAM high
Feature. 512Mb DDR SDRAM. REV 1.1 Jul CAS Latency Frequency NT5DS64M8DS NT5DS32M16DS CONSUMER DRAM. 2KB page size for all configurations.
Feature CAS Latency Frequency DDR-333 DDR400 DDR500 Speed Sorts Units -6K/-6KI -5T/-5TI -4T CL-tRCD-tRP 2.5-3-3 3-3-3 3-4-4 tck CL=2 266 266-2KB page size for all configurations. DQS is edge-aligned with
DQ18 DQ19 VDD DQ20 NC *VREF **CKE1 VSS DQ21 DQ22 DQ23 VSS DQ24 DQ25 DQ26 DQ27 VDD DQ28 DQ29 DQ30 DQ31 VSS **CLK2 NC NC SDA SCL VDD
PIN CONFIGURATIONS (Front side/back side) Pin Front Pin Front Pin Front Pin Back Pin Back Pin Back 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 19 20 21 22 23 24 25 26 27 DQ8 DQ9 0 1 2 3 4 5 CB0 CB1 WE 0
IS42S32160B IS45S32160B
IS42S32160B IS45S32160B 16M x 32 512Mb SYNCHRONOUS DRAM DECEMBER 2009 FEATURES Clock frequency: 166, 143 MHz Fully synchronous; all signals referenced to a positive clock edge Internal bank for hiding
IS42S Meg x MBIT SYNCHRONOUS DRAM SEPTEMBER 2009
16Meg x16 256-MBIT SYNCHRONOUS DRAM SEPTEMBER 2009 FEATURES Clock frequency: 166, 143, 133 MHz Fully synchronous; all signals referenced to a positive clock edge Internal bank for hiding row access/precharge
128Mb Synchronous DRAM. Features High Performance: Description. REV 1.0 May, 2001 NT5SV32M4CT NT5SV16M8CT NT5SV8M16CT
Features High Performance: f Clock Frequency -7K 3 CL=2-75B, CL=3-8B, CL=2 Single Pulsed RAS Interface Fully Synchronous to Positive Clock Edge Four Banks controlled by BS0/BS1 (Bank Select) Units 133
IS42S32200C1. 512K Bits x 32 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM
512K Bits x 32 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM JANUARY 2007 FEATURES Clock frequency: 183, 166, 143 MHz Fully synchronous; all signals referenced to a positive clock edge Internal bank
IS42S32200L IS45S32200L
IS42S32200L IS45S32200L 512K Bits x 32 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM OCTOBER 2012 FEATURES Clock frequency: 200, 166, 143, 133 MHz Fully synchronous; all signals referenced to a positive
128Mb Synchronous DRAM Specification
128Mb Synchronous DRAM Specification A3V28S40JTP Zentel Electronics Corp. I Revision 1.0 General Description A3V28S40JTP is organized as 4-bank x 2,097,154-word x 16-bit Synchronous DRAM with LVTTL interface.
128Mb Synchronous DRAM Specification
128Mb Synchronous DRAM Specification A3V28S40JTP/JBF Zentel Electronics Corp. Revision 1.1 28M Single Data Rate Synchronous DRAM General Description A3V28S40JTP/JBF is organized as 4-bank x 2,097,154-word
IS42S32400B. 4Meg x MBIT SYNCHRONOUS DRAM
4Meg x 32 128-MBIT SYNCHRONOUS DRAM PRELIMINARY INFORMATION MARCH 2009 FEATURES Clock frequency: 166, 143, 125, 100 MHz Fully synchronous; all signals referenced to a positive clock edge Internal bank
DATA SHEET. 512M bits SDRAM. EDS5104ABTA (128M words 4 bits) EDS5108ABTA (64M words 8 bits) EDS5116ABTA (32M words 16 bits) EOL Product VDD NC DQ0
DATA SHEET 512M bits SDRAM EDS5104ABTA (128M words 4 bits) EDS5108ABTA (64M words 8 bits) EDS5116ABTA (32M words 16 bits) Description The EDS5104AB is a 512M bits SDRAM organized as 33,554,432 words 4
Revision History Revision 1.0 (August, 2003) - First release. Revision 1.1 (February, 2004) -Corrected typo.
stacked 1Gb B-die SDRAM Specification Revision 1.1 February 2004 * Samsung Electronics reserves the right to change products or specification without notice. Revision History Revision 1.0 (August, 2003)
IS42S86400B IS42S16320B, IS45S16320B
IS42S86400B IS42S16320B, IS45S16320B 64M x 8, 32M x 16 512Mb SYNCHRONOUS DRAM DECEMBER 2011 FEATURES Clock frequency: 166, 143, 133 MHz Fully synchronous; all signals referenced to a positive clock edge
SDRAM Unbuffered SODIMM. 144pin Unbuffered SODIMM based on 256Mb H-die. 54 TSOP-II/sTSOP II with Pb-Free. (RoHS compliant)
Unbuffered SODIMM 144pin Unbuffered SODIMM based on 256Mb H-die 54 TSOP-II/sTSOP II with Pb-Free (RoHS compliant) INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT
IS42S81600D IS42S16800D
IS42S81600D IS42S16800D 16Meg x 8, 8Meg x16 128-MBIT SYNCHRONOUS DRAM JULY 2008 FEATURES Clock frequency: 166, 143, 133 MHz Fully synchronous; all signals referenced to a positive clock edge Internal bank
Ordering Information. Row Address. Row Decoder. Buffer & Refresh Counter. Column. Address. Buffer & Refresh Counter
Mobile DDR SDRAM Features JEDEC Standard Internal pipelined double-data-rate architecture, two data access per clock cycle Bi-directional data strobe () No DLL; to is not synchronized. Differential clock
M390S3320AT1 SDRAM DIMM 32Mx72 SDRAM DIMM with PLL & Register based on 32Mx4, 4Banks 4K Ref., 3.3V Synchronous DRAMs with SPD GENERAL DESCRIPTION The
Revision History Revision 0.0 (Sep. 1999) PC133 first published M390S3320AT1 SDRAM DIMM 32Mx72 SDRAM DIMM with PLL & Register based on 32Mx4, 4Banks 4K Ref., 3.3V Synchronous DRAMs with SPD GENERAL DESCRIPTION
W948D6KBHX. 256Mb Mobile LPDDR. Table of Contents- Publication Release Date: May 25, 2017 Revision: A
256Mb Mobile LPDDR Table of Contents-. GENERAL DESCRIPTION... 4 2. FEATURES... 4 3. ORDER INFORMATION... 4 4. BALL CONFIGURATION... 5 5. BALL DESCRIPTION... 6 5. Signal Descriptions... 6 5.2 ing Table...
Total memory size : 256 MB (DDR-SDRAM PC2700) Memory Bandwidth : MB/s
file:///e /Neu/990164%20Bench.txt System Speed Test Ver 4.78 Report file - created on 17-08-2004 13:07:18 CPU is in V86 mode: No Processor : AMD Athlon(tm)XP 2400+ Frequency via TSC : 1996.96 MHz External
RAM-Type Interface for Embedded User Flash Memory
June 2012 Introduction Reference Design RD1126 MachXO2-640/U and higher density devices provide a User Flash Memory (UFM) block, which can be used for a variety of applications including PROM data storage,
参考資料 PRELIMINARY DATA SHEET. 128M bits SDRAM. EDS1216AGTA (8M words 16 bits) DQ7 VDD LDQM /WE /CAS /RAS /CS BA0 BA1 A10 A0 A1 A2 A3 VDD
PRELIMINARY DATA SHEET 128M bits SDRAM (8M words 16 bits) Specifications Density: 128M bits Organization 2M words 16 bits 4 banks Package: 54-pin plastic TSOP (II) Lead-free (RoHS compliant) Power supply:
SYNCHRONOUS DRAM. 128Mb: x32 SDRAM. MT48LC4M32B2-1 Meg x 32 x 4 banks
SYNCHRONOUS DRAM 128Mb: x32 MT48LC4M32B2-1 Meg x 32 x 4 banks For the latest data sheet, please refer to the Micron Web site: www.micron.com/sdramds FEATURES PC100 functionality Fully synchronous; all
TABLE OF CONTENTS 1. GENERAL DESCRIPTION FEATURES PIN DESCRIPTION Signal Descriptions BLOCK DIAGRAM...
TABLE OF CONTENTS 1. GENERAL DESCRIPTION... 3 2. FEATURES... 3 3. PIN DESCRIPTION... 4 3.1 Signal Descriptions... 5 4. BLOCK DIAGRAM... 7 4.1 Block Diagram... 7 4.2 Simplified State Diagram... 8 5. FUNCTION
256Mbit SDRAM. 8M x 8bit x 4 Banks Synchronous DRAM LVTTL. Revision 0.1 Sept. 2001
256Mbit SDRAM 8M x 8bit x 4 Banks Synchronous DRAM LVTTL Revision 0.1 Sept. 2001 * Samsung Electronics reserves the right to change products or specification without notice. Revision History Revision 0.0
512M (16Mx32) GDDR3 SDRAM HY5RS123235FP
512M (16Mx32) GDDR3 SDRAM HY5RS123235FP This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any responsibility for use of circuits
ESMT M13L32321A -7.5BG2G DDR SDRAM. 512K x 32 Bit x 2 Banks Double Data Rate SDRAM. Features. Ordering Information
DDR SDRAM 512K x 32 Bit x 2 Banks Double Data Rate SDRAM Features Double-data-rate architecture, two data transfers per clock cycle Bi-directional data strobe () Differential clock inputs ( and ) DLL aligns
IS42S16400J IS45S16400J
1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM JULY 2014 FEATURES Clock frequency: 200, 166, 143, 133 MHz Fully synchronous; all signals referenced to a positive clock edge Internal bank
2 T0 T1 T T T T T CLK.......... ADDRESS Row Addr. Col. Addr........... Row Addr. Row Addr. t RCD t RRD COMMAND Write A NOP NOP with Auto.......... Precharge NOP : H or L t RC T0 T1 T2
IS42S Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM FEATURES OVERVIEW. PIN CONFIGURATIONS 54-Pin TSOP (Type II)
1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM JANUARY 2008 FEATURES Clock frequency: 166, 143 MHz Fully synchronous; all signals referenced to a positive clock edge Internal bank for
Device Operation & Timing Diagram
Device Operation & Timing Diagram INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE. NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING
ESMT M13S A (2K) DDR SDRAM. 4M x 16 Bit x 4 Banks Double Data Rate SDRAM. Features. Ordering Information
DDR SDRAM 4M x 16 Bit x 4 Banks Double Data Rate SDRAM Features Double-data-rate architecture, two data transfers per clock cycle Bi-directional data strobe () Differential clock inputs ( and ) DLL aligns
SDRAM AS4SD8M Mb: 8 Meg x 16 SDRAM Synchronous DRAM Memory. PIN ASSIGNMENT (Top View)
128 Mb: 8 Meg x 16 SDRAM Synchronous DRAM Memory FEATURES Full Military temp (-55 C to 125 C) processing available Configuration: 8 Meg x 16 (2 Meg x 16 x 4 banks) Fully synchronous; all signals registered
PT483208FHG PT481616FHG
Table of Content- 8M x 4Banks x 8bits SDRAM 4M x 4Banks x 16bits SDRAM 1. GENERAL DESCRIPTION...3 2. FEATURES...3 3. PART NUMBER INFORMATION...3 4. PIN CONFIGURATION...4 5. PIN DESCRIPTION...5 6. BLOCK
1. GENERAL DESCRIPTION
1. GENERAL DESCRIPTION The Winbond 512Mb Low Power SDRAM is a low power synchronous memory containing 536,870,912 memory cells fabricated with Winbond high performance process technology. It is designed
IS42S16800A. 8Meg x MBIT SYNCHRONOUS DRAM JUNE 2007
8Meg x16 128-MBIT SYNCHRONOUS DRAM JUNE 2007 FEATURES Clock frequency: 143, 100 MHz Fully synchronous; all signals referenced to a positive clock edge Internal bank for hiding row access/precharge Power
Features Table 2: Configuration Addressing Architecture 32 Meg x 6 6 Meg x 32 Reduced Page Size 6 Meg x 32 Configuration 8 Meg x 6 x 4 banks 4 Meg x 3
Mobile Low-Power DDR SDRAM MT46H32M6LF 8 Meg x 6 x 4 banks MT46H6M32LF 4 Meg x 32 x 4 banks MT46H6M32LG 4 Meg x 32 x 4 banks 52Mb: x6, x32 Mobile LPDDR SDRAM Features Features V DD /V DDQ =.7.95V Bidirectional
OKI Semiconductor MD56V82160
4-Bank 4,194,304-Word 16-Bit SYNCHRONOUS DYNAMIC RAM FEDD56V82160-01 Issue Date:Feb.14, 2008 DESCRIPTION The is a 4-Bank 4,194,304-word 16-bit Synchronous dynamic RAM. The device operates at 3.3 V. The
- DQ0 - NC DQ1 - NC - NC DQ0 - NC DQ2 DQ1 DQ
SYNCHRONOUS DRAM ADVANCE MT48LC28M4A2 32 Meg x 4 x 4 banks MT48LC64M8A2 6 Meg x 8 x 4 banks MT48LC32M6A2 8 Meg x 6 x 4 banks For the latest data sheet, please refer to the Micron Web site: www.micron.com/dramds
Part No. Organization tck Frequency Package. Part No. Organization tck Frequency Package
Features Clock frequency: 166, 133 MHz Fully synchronous; all signals referenced to a positive clock edge Four banks operation Single 3.3V power supply LVTTL interface Programmable burst length -- (1,
V58C2512(804/164)SH HIGH PERFORMANCE 512 Mbit DDR SDRAM 4 BANKS X 16Mbit X 8 (804) 4 BANKS X 8Mbit X 16 (164) Description
V58C2512804/164SH HIGH PERFORMAE 512 Mbit DDR SDRAM 4 BANKS X 16Mbit X 8 804 4 BANKS X 8Mbit X 16 164 4 5 6 DDR500 DDR400 DDR333 Clock Cycle Time t CK2 7.5ns 7.5ns 7.5ns Clock Cycle Time t CK2.5 6ns 6ns
V58C2256(804/404/164)SH HIGH PERFORMANCE 256 Mbit DDR SDRAM 4 BANKS X 8Mbit X 8 (804) 4 BANKS X 4Mbit X 16 (164) 4 BANKS X 16Mbit X 4 (404)
V58C2256804/404/164SH HIGH PERFORMAE 256 Mbit DDR SDRAM 4 BANKS X 8Mbit X 8 804 4 BANKS X 4Mbit X 16 164 4 BANKS X 16Mbit X 4 404 4 5 6 DDR500 DDR400 DDR333 Clock Cycle Time t CK2 5ns 7.5ns 7.5ns Clock
512K 4 BANKS 32BITS SDRAM
512K 4 BANKS 32BITS SDRAM Table of Contents- 1. GENERAL DESCRIPTION... 3 2. FEATURES... 3 3. ORDER INFORMATION... 3 4. BALL CONFIGURATION... 4 5. BALL DESCRIPTION... 5 6. BLOCK DIAGRAM... 6 7. FUNCTIONAL
1M 4 BANKS 16 BITS SDRAM
1M 4 BANKS 16 BITS SDRAM Table of Contents- 1. GENERAL DESCRIPTION... 3 2. FEATURES... 3 3. ORDER INFORMATION... 3 4. BALL CONFIGURATION... 4 5. BALL DESCRIPTION... 5 6. BLOCK DIAGRAM... 6 7. FUNCTIONAL
2M 4 BANKS 16 BITS SDRAM
2M 4 BANKS 16 BITS SDRAM Table of Contents- 1. GENERAL DESCRIPTION... 3 2. FEATURES... 3 3. AVAILABLE PART NUMBER... 3 4. BALL CONFIGURATION... 4 5. BALL DESCRIPTION... 5 6. BLOCK DIAGRAM... 6 7. FUNCTIONAL
HYB25D256400/800AT 256-MBit Double Data Rata SDRAM
256-MBit Double Data Rata SDRAM Features CAS Latency and Frequency Maximum Operating Frequency (MHz) CAS Latency DDR266A -7 DDR200-8 2 133 100 2.5 143 125 Double data rate architecture: two data transfers
4 M 4 BANKS 16 BITS SDRAM
4 M 4 BANKS 16 BITS SDRAM Table of Contents- 1. GENERAL DESCRIPTION... 3 2. FEATURES... 3 3. AVAILABLE PART NUMBER... 3 4. PIN CONFIGURATION... 4 5. PIN DESCRIPTION... 5 6. BLOCK DIAGRAM... 6 7. FUNCTIONAL
512K 2 BANKS 16 BITS SDRAM
512K 2 BANKS 16 BITS SDRAM Table of Contents- 1. GENERAL DESCRIPTION... 3 2. FEATURES... 3 3. AVAILABLE PART NUMBER... 3 4. PIN CONFIGURATION...4 5. PIN DESCRIPTION... 5 6. BLOCK DIAGRAM... 6 7. FUNCTIONAL
DOUBLE DATA RATE (DDR) SDRAM
UBLE DATA RATE Features VDD = +2.5V ±.2V, VD = +2.5V ±.2V Bidirectional data strobe transmitted/ received with data, i.e., source-synchronous data capture x6 has two one per byte Internal, pipelined double-data-rate
1M 4 BANKS 32 BITS SDRAM
1M 4 BANKS 32 BITS SDRAM Table of Contents- 1. GENERAL DESCRIPTION... 3 2. FEATURES... 3 3. ORDER INFORMATION... 4 4. BALL CONFIGURATION... 5 5. BALL DESCRIPTION... 6 6. BLOCK DIAGRAM (SINGLE CHIP)...
SDRAM Device Operations
DEVICE OPERATIONS SDRAM Device Operations * Samsung Electronics reserves the right to change products or specification without notice. EECTRONICS DEVICE OPERATIONS A. MODE REGISTER FIED TABE TO PROGRAM
- - DQ0 NC DQ1 DQ0 DQ2 - NC DQ1 DQ3 NC - NC
SYHRONOUS DRAM 128Mb: x4, x8, x16 MT48LC32M4A2 8 Meg x 4 x 4 banks MT48LC16M8A2 4 Meg x 8 x 4 banks MT48LC8M16A2 2 Meg x 16 x 4 banks For the latest data sheet, please refer to the Micron Web site: www.micron.com/dramds
1M 4 BANKS 32BIT SDRAM
1M 4 BANKS 32BIT SDRAM Table of Contents- 1 GENERAL DESCRIPTION... 3 2 FEATURES... 3 3 AVAILABLE PART NUMBER... 3 4 PIN CONFIGURATION... 4 5 PIN DESCRIPTION... 5 6 BLOCK DIAGRAM... 6 7 FUNCTIONAL DESCRIPTION...
DS1250W 3.3V 4096k Nonvolatile SRAM
19-5648; Rev 12/10 3.3V 4096k Nonvolatile SRAM www.maxim-ic.com FEATURES 10 years minimum data retention in the absence of external power Data is automatically protected during power loss Replaces 512k
1M 4 BANKS 32BITS SDRAM
1M 4 BANKS 32BITS SDRAM Table of Contents- 1. GENERAL DESCRIPTION... 3 2. FEATURES... 3 3. AVAILABLE PART NUMBER... 3 4. BALL CONFIGURATION... 4 5. BALL DESCRIPTION... 5 6. BLOCK DIAGRAM... 6 7. FUNCTIONAL
Xilinx Answer MIG UltraScale DDR4/DDR3 - Hardware Debug Guide
Xilinx Answer 60305 MIG UltraScale DDR4/DDR3 - Hardware Debug Guide Important Note: This downloadable PDF of an Answer Record is provided to enhance its usability and readability. It is important to note
256Mb Synchronous DRAM Specification
256Mb Synchronous DRAM Specification P3V56S30ETP P3V56S40ETP Deutron Electronics Corp. 8F, 68, Sec. 3, NanKing E. RD., Taipei 104, Taiwan, R.O.C. TEL: (886)-2-2517-7768 FAX: (886)-2-2517-4575 http://www.deutron.com.tw
MOS INTEGRATED CIRCUIT
DATA SHEET 128M-bit Synchronous DRAM 4-bank, LVTTL MOS INTEGRATED CIRCUIT µpd45128163 Description The µpd45128163 is high-speed 134,217,728-bit synchronous dynamic random-access memory, organized as 2,097,152
Mobile Low-Power DDR SDRAM MT46H16M16LF 4 Meg x 16 x 4 Banks MT46H8M32LF 2 Meg x 32 x 4 Banks 256Mb: x16, x32 Mobile LPDDR SDRAM Features Features V D
Mobile Low-Power DDR SDRAM MT46H6M6LF 4 Meg x 6 x 4 Banks MT46H8M32LF 2 Meg x 32 x 4 Banks Features Features V DD /V DDQ =.7.95V Bidirectional data strobe per byte of data DQS Internal, pipelined double
HYB25D256[400/800/160]B[T/C](L) 256-Mbit Double Data Rate SDRAM, Die Rev. B Data Sheet Jan. 2003, V1.1. Features. Description
![HYB25D256[400/800/160]B[T/C](L) 256-Mbit Double Data Rate SDRAM, Die Rev. B Data Sheet Jan. 2003, V1.1. Features. Description](/thumbs/81/83852441.jpg "HYB25D256[400/800/160]B[T/C](L) 256-Mbit Double Data Rate SDRAM, Die Rev. B Data Sheet Jan. 2003, V1.1. Features. Description")
Data Sheet Jan. 2003, V1.1 Features CAS Latency and Frequency Maximum Operating Frequency (MHz) CAS Latency DDR200-8 DDR266A -7 DDR266-7F DDR333-6 2 100 133 133 133 2.5 125 143 143 166 Double data rate
512K 4 BANKS 32BITS SDRAM
512K 4 BANKS 32BITS SDRAM Table of Contents- 1. GENERAL DESCRIPTION... 3 2. FEATURES... 3 3. AVAILABLE PART NUMBER... 3 4. PIN CONFIGURATION...4 5. PIN DESCRIPTION... 5 6. BLOCK DIAGRAM... 6 7. FUNCTIONAL
8. OPERATION Read Operation Write Operation Precharge... 18
128Mb Mobile LPSDR Table of Contents- 1. GENERAL DESCRIPTION... 4 2. FEATURES... 4 3. ORDER INFORMATION... 4 4. BALL CONFIGURATION... 5 4.1 Ball Assignment: LPSDR x16... 5 4.2 Ball Assignment: LPSDR x32...
4 M 4 BANKS 16 BITS SDRAM
4 M 4 BANKS 16 BITS SDRAM Table of Contents- 1. GENERAL DESCRIPTION... 3 2. FEATURES... 3 3. ORDER INFORMATION... 4 4. PIN CONFIGURATION... 4 5. PIN DESCRIPTION... 5 6. BLOCK DIAGRAM... 6 7. FUNCTIONAL
Mobile Low-Power SDR SDRAM
Mobile Low-Power SDR SDRAM MT48H8M6LF 2 Meg x 6 x 4 banks MT48H4M32LF Meg x 32 x 4 banks 28Mb: 8 Meg x 6, 4 Meg x 32 Mobile SDRAM Features Features V DD /V D =.7.95V Fully synchronous; all signals registered
PMS306416B. Document Title. Revision History. 64Mb (4Mb x 16) SDRAM Datasheet
Document Title 64Mb (4Mb x 16) SDRAM Datasheet Revision History Revision Date Page Notes 1.0 November, 2010 Original 1.1 August, 2014 7 Idd spec revision This document is a general product description
512K 4 BANKS 32BITS SDRAM
Table of Contents- 512K 4 BANKS 32BITS SDRAM 1. GENERAL DESCRIPTION... 3 2. FEATURES... 3 3. ORDER INFORMATION... 3 4. PIN CONFIGURATION... 4 5. PIN DESCRIPTION... 5 6. BLOCK DIAGRAM... 6 7. FUNCTIONAL
Mobile SDRAM AVM121632S- 32M X 16 bit AVM123216S- 16M X 32 bit
Mobile SDRAM AVM2632S- 32M X 6 bit AVM2326S- 6M X 32 bit Features V DD /V D =.7.95V Fully synchronous; all signals registered on positive edge of system clock Internal, pipelined operation; column address
PMS306416C. Document Title. 64Mb (4Mb x 16) SDRAM (C die) Datasheet
Document Title 64Mb (4Mb x 16) SDRAM (C die) Datasheet This document is a general product description and subject to change without notice. 64MBIT SDRAM Features JEDEC SDR Compliant All signals referenced
M52D128168A (2E) BALL CONFIGURATION (TOP VIEW) (BGA54, 8mmX8mmX1mm Body, 0.8mm Ball Pitch) VDDQ VDDQ VSSQ DQ6 DQ5 CAS BA0
Mobile SDRAM 2M x 16 Bit x 4 Banks Mobile Synchronous DRAM FEATURES 1.8V power supply LVCMOS compatible with multiplexed address Four banks operation MRS cycle with address key programs - CAS Latency (2
2M x 32Bits x 4Banks Mobile DDR SDRAM
2M x 32Bits x 4Banks Mobile DDR SDRAM Description The is 268,435,456 bits CMOS Mobile Double Data Rate Synchronous DRAM organized as 4 banks of 2,097,152 words x 32 bits. This product uses a double-data-rate
ESMT M12L A (2A) SDRAM. 4M x 16 Bit x 4 Banks Synchronous DRAM ORDERING INFORMATION FEATURES GENERAL DESCRIPTION
SDRAM 4M x 16 Bit x 4 Banks Synchronous DRAM FEATURES JEDEC standard 3.3V power supply LVTTL compatible with multiplexed address Four banks operation MRS cycle with address key programs - CAS Latency (
256Mbit GDDR3 SDRAM. Revision 1.1. November 2005
256Mbit GDDR3 SDRAM Revision 1.1 November 2005 Notice INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE. NOTHING IN THIS DOCUMENT SHALL BE
DS1250Y/AB 4096k Nonvolatile SRAM
19-5647; Rev 12/10 www.maxim-ic.com FEATURES 10 years minimum data retention in the absence of external power Data is automatically protected during power loss Replaces 512k x 8 volatile static RAM, EEPROM
128Mb DDR SDRAM. Features. Description. REV 1.1 Oct, 2006
Features Double data rate architecture: two data transfers per clock cycle Bidirectional data strobe () is transmitted and received with data, to be used in capturing data at the receiver is edge-aligned
Mobile Low-Power DDR SDRAM
Mobile Low-Power DDR SDRAM MT46H64M6LF 6 Meg x 6 x 4 Banks MT46H32M32LF 8 Meg x 32 x 4 Banks Gb: x6, x32 Mobile LPDDR SDRAM Features Features V DD /V DDQ =.7.95V Bidirectional data strobe per byte of data
SDR SDRAM. MT48LC8M8A2 2 Meg x 8 x 4 Banks MT48LC4M16A2 1 Meg x 16 x 4 Banks. Features. 64Mb: x8, x16 SDRAM. Features
SDR SDRAM MT48LC8M8A2 2 Meg x 8 x 4 Banks MT48LC4M16A2 1 Meg x 16 x 4 Banks 64Mb: x8, x16 SDRAM Features Features PC100- and PC133-compliant Fully synchronous; all signals registered on positive edge of
- - DQ0 NC DQ1 DQ0 DQ2 - NC DQ1 DQ3 NC - NC
SYNCHRONOUS DRAM 64Mb: x4, x8, x16 MT48LC16M4A2 4 Meg x 4 x 4 banks MT48LC8M8A2 2 Meg x 8 x 4 banks MT48LC4M16A2 1 Meg x 16 x 4 banks For the latest data sheet, please refer to the Micron Web site: www.micron.com/mti/msp/html/datasheet.html
TC59SM816/08/04BFT/BFTL-70,-75,-80
TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC 4,194,304-WORDS 4 BANKS 16-BITS SYHRONOUS DYNAMIC RAM 8,388,608-WORDS 4 BANKS 8-BITS SYHRONOUS DYNAMIC RAM 16,777,216-WORDS 4 BANKS 4-BITS
Automotive LPDDR SDRAM
Automotive LPDDR SDRAM MT46H28M6LF 32 Meg x 6 x 4 Banks MT46H64M32LF 6 Meg x 32 x 4 Banks 2Gb: x6, x32 Automotive LPDDR SDRAM Features Features V DD /V DDQ =.7.95V Bidirectional data strobe per byte of
1M 4 BANKS 16 BITS SDRAM
1M 4 BANKS 16 BITS SDRAM Table of Contents- 1. GENERAL DESCRIPTION... 3 2. FEATURES... 3 3. AVAILABLE PART NUMBER... 4 4. PIN CONFIGURATION...4 5. PIN DESCRIPTION... 5 6. BLOCK DIAGRAM... 6 7. FUNCTIONAL
4 M 4 BANKS 16 BITS SDRAM
4 M 4 BANKS 16 BITS SDRAM Table of Contents- 1. GENERAL DESCRIPTION... 3 2. FEATURES... 3 3. ORDER INFORMATION... 4 4. PIN CONFIGURATION... 4 5. PIN DESCRIPTION... 5 6. BLOCK DIAGRAM... 6 7. FUNCTIONAL
1M 4 BANKS 16 BITS SDRAM
1M 4 BANKS 16 BITS SDRAM Table of Contents- 1. GENERAL DESCRIPTION... 3 2. FEATURES... 3 3. ORDER INFORMATION... 3 4. PIN CONFIGURATION... 4 5. PIN DESCRIPTION... 5 6. BLOCK DIAGRAM... 6 7. FUNCTIONAL
HYB25D256400B[T/C](L) HYB25D256800B[T/C](L) HYB25D256160B[T/C](L)
 HYB25D256800B[T/C](L) HYB25D256160B[T/C](L)](/thumbs/79/79750522.jpg "HYB25D256400B[T/C](L) HYB25D256800B[T/C](L) HYB25D256160B[T/C](L)")
Data Sheet, Rev. 1.21, Jul. 2004 HYB25D256400B[T/C](L) HYB25D256800B[T/C](L) HYB25D256160B[T/C](L) 256 Mbit Double Data Rate SDRAM DDR SDRAM Memory Products N e v e r s t o p t h i n k i n g. Edition 2004-07
AVS64( )L
AVS640416.1604.0808L 64 Mb Synchronous DRAM 16 Mb x 4 0416 8 Mb x 8 0808 4 Mb x 161604 Features PC100/PC133/PC143/PC166compliant Fully synchronous; all signals registered on positive edge of system clock
M52D A (2F) BALL CONFIGURATION (TOP VIEW) (BGA54, 8mmX8mmX1mm Body, 0.8mm Ball Pitch)
Mobile SDRAM FEATURES 1.8V power supply LVCMOS compatible with multiplexed address Four banks operation MRS cycle with address key programs - CAS Latency (3) - Burst Length (1, 2, 4, 8 & full page) - Burst
DS1643/DS1643P Nonvolatile Timekeeping RAM
Nonvolatile Timekeeping RAM www.dalsemi.com FEATURES Integrated NV SRAM, real time clock, crystal, power-fail control circuit and lithium energy source Clock registers are accessed identically to the static
16M x 32Bits x 4Banks Mobile DDR SDRAM
16M x 32Bits x 4Banks Mobile DDR SDRAM Description The is 2,147,483,648 bits CMOS Mobile Double Data Rate Synchronous DRAM organized as 4 banks of 33,554,432 words x 32 bits. This product uses a double-data-rate