SDRAM Unbuffered SODIMM. 144pin Unbuffered SODIMM based on 256Mb H-die. 54 TSOP-II/sTSOP II with Pb-Free. (RoHS compliant)
|
|
- Spencer Booker
- 5 years ago
- Views:
Transcription
1 Unbuffered SODIMM 144pin Unbuffered SODIMM based on 256Mb H-die 54 TSOP-II/sTSOP II with Pb-Free (RoHS compliant) INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE. NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE, EPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOLOGY. ALL INFORMATION IN THIS DOCUMENT IS PROVIDED ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND. 1. For updates or additional information about Samsung products, contact your nearest Samsung office. 2. Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where Product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply. * Samsung Electronics reserves the right to change products or specification without notice.
2 Table of Contents 1.0 Ordering Information Operating Frequencies Feature Pin Configuration (Front side/back side) Pin Description Pin Configuration Description Functional Block Diagram MB, 32Mx64 Module (M HUS) MB, 64Mx64 Module (M464S6453HV0) Absolute Maximum Ratings DC Operating Conditions And Characteristics Capacitance(Max.) DC CHARACTERISTI M HUS (32M x 64, 256MB Module) M464S6453HV0 (64M x 64, 512MB Module) AC OperatingTest Conditions OPERATING AC PARAMETER AC Characteristics: SIMPLIFIED TRUTH TABLE Physical Dimensions Mx64 (M464S3254HUS) Mx72 (M464S6453HV0)... 13
3 Revision History Revision Month Year History 0.0 July First release 1.0 November Revision 1.0
4 144Pin Unbuffered SODIMM based on 256Mb H-die (x8, x16) 1.0 Ordering Information Part Number Density Organization Component Composition Component Package Height M464S3254HUS-C(L)7A 256MB 32M x 64 16M x 16 (K4S561632H) * 8EA 54-TSOP(II) 1,250mil M464S6453HV0-C(L)7A 512MB 64M x 64 32M x 8 (K4S560832H) * 16EA 54-sTSOP(II) 1,250mil 2.0 Operating Frequencies 7A Maximum Clock Frequency 133MHz(7.5ns) 100MHz(10ns) CL-tRCD-tRP Feature Burst mode operation Auto & self refresh capability (8192 Cycles/64ms) LVTTL compatible inputs and outputs Single 3.3V ± 0.3V power supply MRS cycle with address key programs Latency (Access from column address) Burst length (1, 2, 4, 8) Data scramble (Sequential & Interleave) All inputs are sampled at the positive going edge of the system clock Serial presence detect with EEPROM 54pin TSOP II & stsop II Pb-Free package RoHS compliant
5 4.0 Pin Configuration (Front side/back side) Pin Front Pin Back Pin Front Pin Back Pin Front Pin Back 1 VSS 2 VSS VSS 56 VSS NC 58 NC 101 VDD 102 VDD NC 60 NC 103 A6 104 A7 11 VDD 12 VDD 105 A8 106 BA Voltage Key 107 VSS 108 VSS A9 110 BA **CLK0 62 **CKE0 111 A10/AP 112 A VDD 64 VDD 113 VDD 114 VDD 21 VSS 22 VSS 65 RAS 66 CAS WE 68 **CKE **0 70 A VSS 120 VSS 27 VDD 28 VDD 71 **1 72 *A A0 30 A3 73 DU 74 **CLK A1 32 A4 75 VSS 76 VSS A2 34 A5 77 NC 78 NC VSS 36 VSS 79 NC 80 NC 129 VDD 130 VDD VDD 82 VDD VDD 46 VDD VSS 140 VSS VSS 92 VSS 141 SDA 142 SCL VDD 144 VDD Note : Permanent device damage may occur if "ABSOLUTE MAIMUM RATINGS" are exceeded. Functional operation should be restricted to recommended operating condition. Exposure to higher than recommended voltage for extended periods of time could affect device reliability. 5.0 Pin Description Pin Name Function Pin Name Function A0 ~ A12 Address input (Multiplexed) WE Write enable BA0 ~ BA1 Select bank 0 ~ 7 ~ 3 Data input/output VDD Power supply (3.3V) CLK0, CLK1 Clock input VSS Ground CKE0, CKE1 Clock enable input SDA Serial data I/O 0, 1 Chip select input SCL Serial clock RAS Row address strobe DU Don t use CAS Colume address strobe NC No connection
6 6.0 Pin Configuration Description Pin Name Input Function CLK System clock Active on the positive going edge to sample all inputs. Chip select Disables or enables device operation by masking or enabling all inputs except CLK, CKE and CKE Clock enable Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby. CKE should be enabled 1CLK+tSS prior to valid command. A0 ~ A12 Address Row/column addresses are multiplexed on the same pins. Row address : RA0 ~ RA12 Column address : (x16 : CA0 ~ CA9) BA0 ~ BA1 Bank select address Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time. RAS Row address strobe Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access & precharge. CAS Column address strobe Latches column addresses on the positive going edge of the CLK with CAS low. Enables column access. WE Write enable Enables write operation and row precharge. Latches data in starting from CAS, WE active. 0 ~ 7 Data input/output mask Makes data output Hi-Z, tshz after the clock and masks the output. Blocks data input when active. (Byte masking) ~ 63 Data input/output Data inputs/outputs are multiplexed on the same pins. VDD/VSS Power supply/ground Power and ground for the input buffers and the core logic.
7 7.0 Functional Block Diagram MB, 32Mx64 Module (M464S3254HUS) (Populated as 2 bank of x16 Module) L U U0 L U U L U U2 L U L L L L U U1 U U5 U U3 U U6 U7 A0 ~ A12, BA0 & 1 U0 ~ U7 RAS CAS WE U0 ~ U7 U0 ~ U7 U0 ~ U7 SCL 47KΩ WP SA0 Serial PD SA1 SA2 SDA CKE0 U0 ~ U3 CKE1 DQn 10Ω U4 ~ U7 Every DQ pin of U0/U4 VDD Vss Three 0.1 uf 7R 0603 Capacitors per each To all s CLK0/1 U1/U5 U2/U6 U3/U7
8 MB, 64Mx64 Module (M464S6453HV0) (Populated as 2 bank of x8 Module) U0 U U U4 U U2 U U U3 U U6 U7 U12 U13 U14 U15 A0 ~ A12, BA0 & 1 RAS U0 ~ U15 U0 ~ U15 SCL 47KΩ WP SA0 Serial PD SA1 SA2 SDA CAS U0 ~ U15 WE U0 ~ U15 VDD Vss CKE0 DQn 10Ω U0 ~ U7 Two 0.1uF Capacitors per each CKE1 Every DQpin of To all s U8 ~ U15 CLK0 CLK1 U0/U1/U4/U5 U8/U9/U12/U13 U2/U3/U6/U7 U10/U11/U14/U15
9 8.0 Absolute Maximum Ratings Parameter Symbol Value Unit Voltage on any pin relative to Vss VIN, VOUT -1.0 ~ 4.6 V Voltage on VDD supply relative to Vss VDD, VDDQ -1.0 ~ 4.6 V Storage temperature TSTG -55 ~ +150 C Power dissipation PD 1.0 * # of component W Short circuit current IOS 50 ma Note : Permanent device damage may occur if ABSOLUTE MAIMUM RATINGS are exceeded. Functional operation should be restricted to recommended operating condition. Exposure to higher than recommended voltage for extended periods of time could affect device reliability. 9.0 DC Operating Conditions And Characteristics Recommended operating conditions(voltage referenced to VSS=0V, TA=0 to 70 C) Parameter Symbol Min Typ Max Unit Note Supply voltage VDD V Input high voltage VIH VDDQ+0.3 V 1 Input low voltage VIL V 2 Output high voltage VOH V IOH = -2mA Output low voltage VOL V IOL = 2mA Input leakage current ILI ua 3 Note : 1. VIH (max) = 5.6V AC.The overshoot voltage duration is 3ns. 2. VIL (min) = -2.0V AC. The undershoot voltage duration is 3ns. 3. Any input 0V VIN VDDQ. Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs Capacitance(Max.) (VDD = 3.3V, TA = 23 C, f = 1MHz, VREF = 1.4V ± 200 mv) M464S3254HUS M464S6453HV0 Parameter Symbol Unit Min Max Min Max Input capacitance (A0 ~ A12, BA0 ~ BA1) Input capacitance (RAS, CAS, WE) Input capacitance (CKE0 ~ CKE1) Input capacitance (CLK0 ~ CLK1) Input capacitance (0 ~ 1) Input capacitance (0 ~ 7) Data input/output capacitance ( ~ 3) CIN1 CIN2 CIN3 CIN4 CIN5 CIN6 COUT pf pf pf pf pf pf pf
10 11.0 DC CHARACTERISTI 11.1 M464S3254HUS (32M x 64, 256MB Module) 11.2 M464S6453HV0 (64M x64, 512MB Module) (Recommended operating condition unless otherwise noted, TA = 0 to 70 C) Parameter Symbol Test Condition Version 7A Unit Note Operating current (One bank active) ICC1 Burst length = 1, trc trc(min), IO = 0 ma 460 ma 1 Precharge standby current in ICC2P CKE VIL(max), tcc = 10ns 16 power-down mode ICC2PS CKE & CLK VIL(max), tcc = 16 ma CKE VIH(min), VIH(min), tcc = 10ns ICC2N Precharge standby current in Input signals are changed one time during 20ns 160 non power-down mode CKE VIH(min), CLK VIL(max), tcc = ICC2NS Input signals are stable 80 ma Active standby current in ICC3P CKE VIL(max), tcc = 10ns 50 power-down mode ICC3PS CKE & CLK VIL(max), tcc = 50 ma CKE VIH(min), VIH(min), tcc = 10ns Active standby current in ICC3N 200 ma Input signals are changed one time during 20ns non power-down mode (One bank active) CKE VIH(min), CLK VIL(max), tcc = ICC3NS 200 ma Input signals are stable Operating current IO = 0 ma, ICC4 (Burst mode) Page burst 4Banks activated tccd = 2CLKs 620 ma 1 Refresh current ICC5 trc trc(min) 820 ma 2 Self refresh current ICC6 CKE 0.2V C 24 ma L 12 ma Note : 1. Measured with outputs open. 2. Refresh period is 64ms. 3. Unless otherwise noted, input swing level is CMOS(VIH/VIL=VDDQ/VSSQ) (Recommended operating condition unless otherwise noted, TA = 0 to 70 C) Parameter Symbol Test Condition Version 7A Unit Note Operating current (One bank active) ICC1 Burst length = 1, trc trc(min), IO = 0 ma 840 ma 1 Precharge standby current in ICC2P CKE VIL(max), tcc = 10ns 32 power-down mode ICC2PS CKE & CLK VIL(max), tcc = 32 ma CKE VIH(min), VIH(min), tcc = 10ns ICC2N Precharge standby current in Input signals are changed one time during 20ns 320 non power-down mode CKE VIH(min), CLK VIL(max), tcc = ICC2NS Input signals are stable 160 ma Active standby current in ICC3P CKE VIL(max), tcc = 10ns 100 power-down mode ICC3PS CKE & CLK VIL(max), tcc = 100 ma CKE VIH(min), VIH(min), tcc = 10ns Active standby current in ICC3N 400 ma Input signals are changed one time during 20ns non power-down mode (One bank active) CKE VIH(min), CLK VIL(max), tcc = ICC3NS 400 ma Input signals are stable Operating current IO = 0 ma, ICC4 (Burst mode) Page burst 4Banks activated tccd = 2CLKs 1,000 ma 1 Refresh current ICC5 trc trc(min) 1,650 ma 2 Self refresh current ICC6 CKE 0.2V C 48 ma L 24 ma
11 12.0 AC Operating Test Conditions (VDD = 3.3V ± 0.3V, TA = 0 to 70 C) Parameter Value Unit AC input levels (Vih/Vil) 2.4/0.4 V Input timing measurement reference level 1.4 V Input rise and fall time tr/tf = 1/1 ns Output timing measurement reference level 1.4 V Output load condition See Fig V Vtt = 1.4V 1200Ω 50Ω Output VOH (DC) = 2.4V, IOH = -2mA VOL (DC) = 0.4V, IOL = 2mA Output Z0 = 50Ω 870Ω 50pF 50pF (Fig. 1) DC output load circuit (Fig. 2) AC output load circuit 13.0 OPERATING AC PARAMETER (AC operating conditions unless otherwise noted) Parameter Symbol Version 7A Unit Note Row active to row active delay trrd(min) 15 ns 1 RAS to CAS delay trcd(min) 20 ns 1 Row precharge time trp(min) 20 ns 1 Row active time tras(min) 45 ns 1 tras(max) 100 us Row cycle time trc(min) 65 ns 1 Last data in to row precharge trdl(min) 2 CLK 2 Last data in to Active delay tdal(min) 2 CLK + trp - Last data in to new col. address delay tcdl(min) 1 CLK 2 Last data in to burst stop tbdl(min) 1 CLK 2 Col. address to col. address delay tccd(min) 1 CLK 3 Number of valid output data CAS latency=3 2 CAS latency=2 1 ea 4 Note : 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer. 2. Minimum delay is required to complete write. 3. All parts allow every cycle column address change. 4. In case of row precharge interrupt, auto precharge and read burst stop.
12 14.0 AC CHARACTERISTI REFER TO THE INDIVIDUAL COMPONENET, NOT THE WHOLE MODULE. Note : 1. Parameters depend on programmed CAS latency. 2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter. 3. Assumed input rise and fall time (tr & tf) = 1ns. If tr & tf is longer than 1ns, transient time compensation should be considered, i.e., [(tr + tf)/2-1]ns should be added to the parameter. (AC operating conditions unless otherwise noted) Parameter Symbol 7A Min Max Unit Note CLK cycle CAS latency=3 7.5 tcc time CAS latency= ns 1 CLK to valid CAS latency=3 5.4 tsac output delay CAS latency=2 6 ns 1,2 Output data CAS latency=3 3 toh hold time CAS latency=2 3 ns 2 CLK high pulse width tch 2.5 ns 3 CLK low pulse width tcl 2.5 ns 3 Input setup time tss 1.5 ns 3 Input hold time tsh 0.8 ns 3 CLK to output in Low-Z tslz 1 ns 2 CLK to output CAS latency=3 5.4 tshz in Hi-Z CAS latency=2 6 ns
13 15.0 SIMPLIFIED TRUTH TABLE Note : 1. OP Code : Operand code A0 ~ A12 & BA0 ~ BA1 : Program keys. (@ MRS) 2. MRS can be issued only at all banks precharge state. A new command can be issued after 2 clock cycles of MRS. 3. Auto refresh functions are as same as CBR refresh of DRAM. The automatical precharge without row precharge command is meant by "Auto". Auto/self refresh can be issued only at all banks precharge state. 4. BA0 ~ BA1 : Bank select addresses. If both BA0 and BA1 are "Low" at read, write, row active and precharge, bank A is selected. If BA0 is "High" and BA1 is "Low" at read, write, row active and precharge, bank B is selected. If BA0 is "Low" and BA1 is "High" at read, write, row active and precharge, bank C is selected. If both BA0 and BA1 are "High" at read, write, row active and precharge, bank D is selected. If A10/AP is "High" at row precharge, BA0 and BA1 is ignored and all banks are selected. 5. During burst read or write with auto precharge, new read/write command can not be issued. Another bank read/write command can be issued after the end of burst. New row active of the associated bank can be issued at trp after the end of burst. 6. Burst stop command is valid at every burst length. 7. sampled at positive going edge of a CLK and masks the data-in at the very CLK (Write latency is 0), but makes Hi-Z state the data-out of 2 CLK cycles after. (Read latency is 2) (V=Valid, =Don t care, H=Logic high, L=Logic low) Command CKEn-1 CKEn RAS CAS WE BA0,1 A10/AP A0 ~ A9, A11, A12 Register Mode register set H L L L L OP code 1,2 Auto refresh H 3 H L L L H Entry L 3 Refresh Self L H H H 3 refresh Exit L H H 3 Bank active & row addr. H L L H H V Row address Read & Auto precharge disable L Column 4 column address H L H L H V address Auto precharge enable H 4,5 Write & Auto precharge disable L Column 4 column address H L H L L V address Auto precharge enable H 4,5 Burst stop H L H H L 6 Bank selection V L Precharge H L L H L All banks H H Clock suspend or Entry H L L V V V active power down Exit L H H Entry H L L H H H Precharge power down mode H Exit L H L V V V H V 7 H No operation command H L H H H Note
14 16.0 PHYSICAL DIMENSIONS Mx64 (M464S3254HUS) Units : Inches (Millimeters) 0.16 ± (4.00 ± 0.10) 0.24 (6.0) 2.66 (67.56) 2.50 (63.60) (20.00) 1.25 (31.75) 2-R Min (2.00 Min) 0.13 (3.30) 0.91 (23.20) 0.10 (2.50) 0.18 (4.60) (2.10) 1.29 (32.80) 2-φ 0.07 (1.80) 0.15 (3.70) Z Y Min (3.20 Min) Max (3.80 Max) Min (4.00 Min) 0.16 ± (4.00 ± 0.10) Min (2.540 Min) ± (0.600 ± 0.050) ±0.006 (0.200 ±0.150) 0.04 ± (1.00 ± 0.10) Detail Z 0.06 ± (1.50 ± 0.1) 0.03 TYP (0.80 TYP) Detail Y Tolerances : ±.006(.15) unless otherwise specified The used device is 16Mx16, TSOPII Part No. : K4S561632H
15 Mx64 (M464S6453HV0) Units : Inches (Millimeters) 0.16 ± (4.00 ± 0.10) 0.24 (6.0) 2.66 (67.60) 2.50 (63.60) (20.00) 1.25 (31.75) 2-R Min (2.00 Min) 0.13 (3.30) 0.91 (23.20) 0.10 (2.50) 0.18 (4.60) (2.10) 1.29 (32.80) 2-φ 0.07 (1.80) 0.15 (3.70) Z Y Min (3.20 Min) Max (3.80 Max) Min (4.00 Min) 0.16 ± (4.00 ± 0.10) Min (2.540 Min) ± (0.600 ± 0.050) ±0.006 (0.200 ±0.150) 0.04 ± (1.00 ± 0.10) Detail Z 0.06 ± (1.50 ± 0.1) 0.03 TYP (0.80 TYP) Detail Y Tolerances : ±.006(.15) unless otherwise specified The used device is 32Mx8, stsop Part No. : K4S560832H
Shrink-TSOP. M464S3323CN0 SDRAM SODIMM 32Mx64 SDRAM SODIMM based on stsop2 16Mx8, 4Banks, 4K Refresh, 3.3V SDRAMs with SPD. Pin. Front. Pin.
M464S3323CN0 SDRAM SODIMM 32Mx64 SDRAM SODIMM based on stsop2 16Mx8, 4Banks, 4K Refresh, 3.3V SDRAMs with SPD GENERAL DESCRIPTION The Samsung M464S3323CN0 is a 32M bit x 64 Synchronous Dynamic RAM high
More informationM464S1724CT1 SDRAM SODIMM 16Mx64 SDRAM SODIMM based on 8Mx16,4Banks,4K Refresh,3.3V Synchronous DRAMs with SPD. Pin. Pin. Back. Front DQ53 DQ54 DQ55
M464S1724CT1 SDRAM SODIMM 16Mx64 SDRAM SODIMM based on 8Mx16,4Banks,4K Refresh,3.3V Synchronous DRAMs with SPD GENERAL DESCRIPTION The Samsung M464S1724CT1 is a 16M bit x 64 Synchronous Dynamic RAM high
More informationRevision History. REV. 0.1 June Revision 0.0 (May, 1999) PC133 first published.
Revision History Revision 0.0 (May, 1999) PC133 first published. Revision 0.1 (June, 1999) - Changed PCB Dimensions in PACKAGE DIMENSIONS This datasheet has been downloaded from http://www.digchip.com
More informationDQ18 DQ19 VDD DQ20 NC *VREF **CKE1 VSS DQ21 DQ22 DQ23 VSS DQ24 DQ25 DQ26 DQ27 VDD DQ28 DQ29 DQ30 DQ31 VSS **CLK2 NC NC SDA SCL VDD
PIN CONFIGURATIONS (Front side/back side) Pin Front Pin Front Pin Front Pin Back Pin Back Pin Back 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 19 20 21 22 23 24 25 26 27 DQ8 DQ9 0 1 2 3 4 5 CB0 CB1 WE 0
More informationRevision History Revision 1.0 (August, 2003) - First release. Revision 1.1 (February, 2004) -Corrected typo.
stacked 1Gb B-die SDRAM Specification Revision 1.1 February 2004 * Samsung Electronics reserves the right to change products or specification without notice. Revision History Revision 1.0 (August, 2003)
More informationAdvantage Memory Corporation reserves the right to change products and specifications without notice
SD872-8X8-72VS4 SDRAM DIMM 8MX72 SDRAM DIMM with ECC based on 8MX8, 4B, 4K Refresh, 3.3V DRAMs with SPD GENERAL DESCRIPTION The Advantage SD872-8X8-72VS4 is a 8MX72 Synchronous Dynamic RAM high-density
More informationAdvantage Memory Corporation reserves the right to change products and specifications without notice
SDRAM SODIMM 4MX64 SDRAM SO DIMM based on 4MX16, 4Banks, 4K Refresh, 3.3V DRAMs with SPD GENERAL DESCRIPTION The Advantage is a 4MX64 Synchronous Dynamic RAM high density memory module. The Advantage consists
More informationAdvantage Memory Corporation reserves the right to change products and specifications without notice
SDRAM DIMM 32MX72 SDRAM DIMM with PLL & Register based on 32MX4, 4 Internal Banks, 4K Refresh, 3.3V DRAMs with SPD GENERAL DESCRIPTION The Advantage is a 32MX72 Synchronous Dynamic RAM high density memory
More information256Mbit SDRAM. 8M x 8bit x 4 Banks Synchronous DRAM LVTTL. Revision 0.1 Sept. 2001
256Mbit SDRAM 8M x 8bit x 4 Banks Synchronous DRAM LVTTL Revision 0.1 Sept. 2001 * Samsung Electronics reserves the right to change products or specification without notice. Revision History Revision 0.0
More informationM390S3320AT1 SDRAM DIMM 32Mx72 SDRAM DIMM with PLL & Register based on 32Mx4, 4Banks 4K Ref., 3.3V Synchronous DRAMs with SPD GENERAL DESCRIPTION The
Revision History Revision 0.0 (Sep. 1999) PC133 first published M390S3320AT1 SDRAM DIMM 32Mx72 SDRAM DIMM with PLL & Register based on 32Mx4, 4Banks 4K Ref., 3.3V Synchronous DRAMs with SPD GENERAL DESCRIPTION
More informationTS1SSG S (TS16MSS64V6G)
Description The TS1SSG10005-7S (TS16MSS64V6G) is a 16M bit x 64 Synchronous Dynamic RAM high-density memory module. The TS1SSG10005-7S (TS16MSS64V6G) consists of 4 piece of CMOS 16Mx16bits Synchronous
More information128Mb Synchronous DRAM Specification
128Mb Synchronous DRAM Specification A3V28S40JTP Zentel Electronics Corp. I Revision 1.0 General Description A3V28S40JTP is organized as 4-bank x 2,097,154-word x 16-bit Synchronous DRAM with LVTTL interface.
More information128Mb Synchronous DRAM Specification
128Mb Synchronous DRAM Specification A3V28S40JTP/JBF Zentel Electronics Corp. Revision 1.1 28M Single Data Rate Synchronous DRAM General Description A3V28S40JTP/JBF is organized as 4-bank x 2,097,154-word
More informationPT483208FHG PT481616FHG
Table of Content- 8M x 4Banks x 8bits SDRAM 4M x 4Banks x 16bits SDRAM 1. GENERAL DESCRIPTION...3 2. FEATURES...3 3. PART NUMBER INFORMATION...3 4. PIN CONFIGURATION...4 5. PIN DESCRIPTION...5 6. BLOCK
More information256Mb Synchronous DRAM Specification
256Mb Synchronous DRAM Specification P3V56S30ETP P3V56S40ETP Deutron Electronics Corp. 8F, 68, Sec. 3, NanKing E. RD., Taipei 104, Taiwan, R.O.C. TEL: (886)-2-2517-7768 FAX: (886)-2-2517-4575 http://www.deutron.com.tw
More information512K x 16Bit x 2Banks Synchronous DRAM. (TSOPII 50L, 400milX825mil Body, 0.8mm Pin Pitch)
SDRAM 512K x 16Bit x 2Banks Synchronous DRAM FEATURES JEDEC standard 3.3V power supply LVTTL compatible with multiplexed address Dual banks operation MRS cycle with address key programs - Latency (2 &
More informationESMT M52S32162A. Operation Temperature Condition -40 C ~85 C. Revision History : Revision 1.0 (Jul. 25, 2007) - Original
Revision History : Revision 1.0 (Jul. 25, 2007) - Original Revision : 1.0 1/30 SDRAM 1M x 16Bit x 2Banks Synchronous DRAM FEATURES 2.5V power supply LVCMOS compatible with multiplexed address Dual banks
More information2M x 16 Bit x 4 Banks Synchronous DRAM. Rev. No. History Issue Date Remark
Preliminary 2M x 16 Bit x 4 Banks Synchronous DRAM Document Title 2M x 16 Bit x 4 Banks Synchronous DRAM Revision History Rev. No. History Issue Date Remark 0.0 Initial issue August 7, 2007 Preliminary
More informationESMT M52D32321A. Revision History : Revision 1.0 (Nov. 02, 2006) -Original. Revision 1.1 (Mar. 02, 2007) - Delete BGA ball name of packing dimensions
Revision History : Revision 1.0 (Nov. 02, 2006) -Original Revision 1.1 (Mar. 02, 2007) - Delete BGA ball name of packing dimensions Revision 1.2 (May. 03, 2007) - Modify DC Characteristics Revision 1.3
More informationESMT M12L16161A. Revision History. Revision 0.1 (Oct ) -Original. Revision 0.2 (Dec ) -Add 200MHZ
Revision History Revision 0.1 (Oct. 23 1998) -Original Revision 0.2 (Dec. 4 1998) -Add 200MHZ Revision 1.0 (Dec. 10 1999) -Delete Preliminary -Rename the filename Revision 1.1 (Jan. 26 2000) -Add 5.5 Spec.
More informationESMT M52D16161A. Mobile Synchronous DRAM FEATURES GENERAL DESCRIPTION ORDERING INFORMATION PIN CONFIGURATION (TOP VIEW)
Mobile SDRAM 512K x 16Bit x 2Banks Mobile Synchronous DRAM FEATURES 1.8V power supply LVCMOS compatible with multiplexed address Dual banks operation MRS cycle with address key programs - Latency (2 &
More informationM52D128168A (2E) BALL CONFIGURATION (TOP VIEW) (BGA54, 8mmX8mmX1mm Body, 0.8mm Ball Pitch) VDDQ VDDQ VSSQ DQ6 DQ5 CAS BA0
Mobile SDRAM 2M x 16 Bit x 4 Banks Mobile Synchronous DRAM FEATURES 1.8V power supply LVCMOS compatible with multiplexed address Four banks operation MRS cycle with address key programs - CAS Latency (2
More informationESMT M52S128168A. Revision History. Elite Semiconductor Memory Technology Inc. Publication Date: Oct Revision: 1.1 1/47
Revision History Revision 1.0 (May. 29, 2007) -Original Revision 1.1 (Oct. 08, 2007) -Add Speed -7 spec. -Modify Icc spec Revision: 1.1 1/47 Mobile SDRAM FEATURES ORDERING INFORMATION 2M x 16 Bit x 4 Banks
More informationA43L2616B. 1M X 16 Bit X 4 Banks Synchronous DRAM. Document Title 1M X 16 Bit X 4 Banks Synchronous DRAM. Revision History. AMIC Technology, Corp.
1M X 16 Bit X 4 Banks Synchronous DRAM Document Title 1M X 16 Bit X 4 Banks Synchronous DRAM Revision History Rev. No. History Issue Date Remark 0.0 Initial issue August 24, 2006 Preliminary 0.1 Change
More information512K x 32 Bit x 4 Banks Synchronous DRAM
SDRAM FEATURES JEDEC standard 3.3V power supply LVTTL compatible with multiplexed address Four banks operation MRS cycle with address key programs - Latency ( 2 & 3 ) - Burst Length ( 1, 2, 4, 8 & full
More informationM52D A (2F) BALL CONFIGURATION (TOP VIEW) (BGA54, 8mmX8mmX1mm Body, 0.8mm Ball Pitch)
Mobile SDRAM FEATURES 1.8V power supply LVCMOS compatible with multiplexed address Four banks operation MRS cycle with address key programs - CAS Latency (3) - Burst Length (1, 2, 4, 8 & full page) - Burst
More informationPart No. Organization tck Frequency Package. Part No. Organization tck Frequency Package
Features Clock frequency: 166, 133 MHz Fully synchronous; all signals referenced to a positive clock edge Four banks operation Single 3.3V power supply LVTTL interface Programmable burst length -- (1,
More informationA43L8316A. 128K X 16 Bit X 2 Banks Synchronous DRAM. Document Title 128K X 16 Bit X 2 Banks Synchronous DRAM. Revision History. AMIC Technology, Corp.
128K X 16 Bit X 2 Banks Synchronous DRAM Document Title 128K X 16 Bit X 2 Banks Synchronous DRAM Revision History Rev. No. History Issue Date Remark 0.0 Initial issue February 23, 2001 Preliminary 1.0
More informationPMS306416B. Document Title. Revision History. 64Mb (4Mb x 16) SDRAM Datasheet
Document Title 64Mb (4Mb x 16) SDRAM Datasheet Revision History Revision Date Page Notes 1.0 November, 2010 Original 1.1 August, 2014 7 Idd spec revision This document is a general product description
More informationDATA SHEET. 512M bits SDRAM. EDS5104ABTA (128M words 4 bits) EDS5108ABTA (64M words 8 bits) EDS5116ABTA (32M words 16 bits) EOL Product VDD NC DQ0
DATA SHEET 512M bits SDRAM EDS5104ABTA (128M words 4 bits) EDS5108ABTA (64M words 8 bits) EDS5116ABTA (32M words 16 bits) Description The EDS5104AB is a 512M bits SDRAM organized as 33,554,432 words 4
More informationSYNCHRONOUS DRAM. 256Mb: x4, x8, x16 SDRAM 3.3V
SYNCHRONOUS DRAM 256Mb: x4, x8, x16 Features: Intel PC133 (3-3-3) compatible Fully synchronous; all signals registered on positive edge of system clock Internal pipelined operation; column address can
More informationESMT M12L64164A. Revision History. Elite Semiconductor Memory Technology Inc. Publication Date: Dec Revision: 1.2 1/45
Revision History Revision 0.1 (Dec. 12 2004) - Original Revision 1.0 (Jun. 13 2006) - Add Pb free Revision 1.1 (Dec. 29 2006) - Add -5TIG and -5BIG spec Revision 1.2 (Dec. 13 2007) - Add BGA type to ordering
More informationIS42S Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM FEATURES OVERVIEW. PIN CONFIGURATIONS 54-Pin TSOP (Type II)
1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM JANUARY 2008 FEATURES Clock frequency: 166, 143 MHz Fully synchronous; all signals referenced to a positive clock edge Internal bank for
More informationPMS306416C. Document Title. 64Mb (4Mb x 16) SDRAM (C die) Datasheet
Document Title 64Mb (4Mb x 16) SDRAM (C die) Datasheet This document is a general product description and subject to change without notice. 64MBIT SDRAM Features JEDEC SDR Compliant All signals referenced
More informationIS42S Meg x MBIT SYNCHRONOUS DRAM SEPTEMBER 2009
16Meg x16 256-MBIT SYNCHRONOUS DRAM SEPTEMBER 2009 FEATURES Clock frequency: 166, 143, 133 MHz Fully synchronous; all signals referenced to a positive clock edge Internal bank for hiding row access/precharge
More informationIS42S16400J IS45S16400J
1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM JULY 2014 FEATURES Clock frequency: 200, 166, 143, 133 MHz Fully synchronous; all signals referenced to a positive clock edge Internal bank
More information参考資料 PRELIMINARY DATA SHEET. 128M bits SDRAM. EDS1216AGTA (8M words 16 bits) DQ7 VDD LDQM /WE /CAS /RAS /CS BA0 BA1 A10 A0 A1 A2 A3 VDD
PRELIMINARY DATA SHEET 128M bits SDRAM (8M words 16 bits) Specifications Density: 128M bits Organization 2M words 16 bits 4 banks Package: 54-pin plastic TSOP (II) Lead-free (RoHS compliant) Power supply:
More informationIS42S32160B IS45S32160B
IS42S32160B IS45S32160B 16M x 32 512Mb SYNCHRONOUS DRAM DECEMBER 2009 FEATURES Clock frequency: 166, 143 MHz Fully synchronous; all signals referenced to a positive clock edge Internal bank for hiding
More informationIS42S86400B IS42S16320B, IS45S16320B
IS42S86400B IS42S16320B, IS45S16320B 64M x 8, 32M x 16 512Mb SYNCHRONOUS DRAM DECEMBER 2011 FEATURES Clock frequency: 166, 143, 133 MHz Fully synchronous; all signals referenced to a positive clock edge
More informationESMT M12L A (2A) SDRAM. 4M x 16 Bit x 4 Banks Synchronous DRAM ORDERING INFORMATION FEATURES GENERAL DESCRIPTION
SDRAM 4M x 16 Bit x 4 Banks Synchronous DRAM FEATURES JEDEC standard 3.3V power supply LVTTL compatible with multiplexed address Four banks operation MRS cycle with address key programs - CAS Latency (
More information128Mb Synchronous DRAM. Features High Performance: Description. REV 1.0 May, 2001 NT5SV32M4CT NT5SV16M8CT NT5SV8M16CT
Features High Performance: f Clock Frequency -7K 3 CL=2-75B, CL=3-8B, CL=2 Single Pulsed RAS Interface Fully Synchronous to Positive Clock Edge Four Banks controlled by BS0/BS1 (Bank Select) Units 133
More informationSYNCHRONOUS DRAM. 128Mb: x32 SDRAM. MT48LC4M32B2-1 Meg x 32 x 4 banks
SYNCHRONOUS DRAM 128Mb: x32 MT48LC4M32B2-1 Meg x 32 x 4 banks For the latest data sheet, please refer to the Micron Web site: www.micron.com/sdramds FEATURES PC100 functionality Fully synchronous; all
More information4Byte 4Mx36 SIMM. (4Mx16 & Quad CAS 4Mx4 base) Revision 0.1. June
4Byte 4Mx36 SIMM (4Mx16 & Quad CAS 4Mx4 base) Revision 0.1 June 1998 Revision History Version 0.0 (Sept. 1997) Removed two AC parameters P(access time from CAS) and P(access time from col. addr.) in AC
More information512K 4 BANKS 32BITS SDRAM
Table of Contents- 512K 4 BANKS 32BITS SDRAM 1. GENERAL DESCRIPTION... 3 2. FEATURES... 3 3. ORDER INFORMATION... 3 4. PIN CONFIGURATION... 4 5. PIN DESCRIPTION... 5 6. BLOCK DIAGRAM... 6 7. FUNCTIONAL
More informationIS42S32200L IS45S32200L
IS42S32200L IS45S32200L 512K Bits x 32 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM OCTOBER 2012 FEATURES Clock frequency: 200, 166, 143, 133 MHz Fully synchronous; all signals referenced to a positive
More information512K 4 BANKS 32BITS SDRAM
512K 4 BANKS 32BITS SDRAM Table of Contents- 1. GENERAL DESCRIPTION... 3 2. FEATURES... 3 3. ORDER INFORMATION... 3 4. BALL CONFIGURATION... 4 5. BALL DESCRIPTION... 5 6. BLOCK DIAGRAM... 6 7. FUNCTIONAL
More informationIS42S16800A. 8Meg x MBIT SYNCHRONOUS DRAM JUNE 2007
8Meg x16 128-MBIT SYNCHRONOUS DRAM JUNE 2007 FEATURES Clock frequency: 143, 100 MHz Fully synchronous; all signals referenced to a positive clock edge Internal bank for hiding row access/precharge Power
More informationIS42S32400B. 4Meg x MBIT SYNCHRONOUS DRAM
4Meg x 32 128-MBIT SYNCHRONOUS DRAM PRELIMINARY INFORMATION MARCH 2009 FEATURES Clock frequency: 166, 143, 125, 100 MHz Fully synchronous; all signals referenced to a positive clock edge Internal bank
More informationSDRAM AS4SD8M Mb: 8 Meg x 16 SDRAM Synchronous DRAM Memory. PIN ASSIGNMENT (Top View)
128 Mb: 8 Meg x 16 SDRAM Synchronous DRAM Memory FEATURES Full Military temp (-55 C to 125 C) processing available Configuration: 8 Meg x 16 (2 Meg x 16 x 4 banks) Fully synchronous; all signals registered
More information512K 4 BANKS 32BITS SDRAM
512K 4 BANKS 32BITS SDRAM Table of Contents- 1. GENERAL DESCRIPTION... 3 2. FEATURES... 3 3. AVAILABLE PART NUMBER... 3 4. PIN CONFIGURATION...4 5. PIN DESCRIPTION... 5 6. BLOCK DIAGRAM... 6 7. FUNCTIONAL
More informationIS42S32200C1. 512K Bits x 32 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM
512K Bits x 32 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM JANUARY 2007 FEATURES Clock frequency: 183, 166, 143 MHz Fully synchronous; all signals referenced to a positive clock edge Internal bank
More information128Mb/ 8M x 16 bit Synchronous DRAM (SDRAM)
Alliance Memory 128Mb/ 8M x 16 bit Synchronous DRAM (SDRAM) Features Fast access time from clock: 5/5.4 ns Fast clock rate: 166/143 MHz Fully synchronous operation Internal pipelined architecture 2M word
More information1M 4 BANKS 16 BITS SDRAM
1M 4 BANKS 16 BITS SDRAM Table of Contents- 1. GENERAL DESCRIPTION... 3 2. FEATURES... 3 3. ORDER INFORMATION... 3 4. BALL CONFIGURATION... 4 5. BALL DESCRIPTION... 5 6. BLOCK DIAGRAM... 6 7. FUNCTIONAL
More informationIS42S81600D IS42S16800D
IS42S81600D IS42S16800D 16Meg x 8, 8Meg x16 128-MBIT SYNCHRONOUS DRAM JULY 2008 FEATURES Clock frequency: 166, 143, 133 MHz Fully synchronous; all signals referenced to a positive clock edge Internal bank
More information4 M 4 BANKS 16 BITS SDRAM
4 M 4 BANKS 16 BITS SDRAM Table of Contents- 1. GENERAL DESCRIPTION... 3 2. FEATURES... 3 3. ORDER INFORMATION... 4 4. PIN CONFIGURATION... 4 5. PIN DESCRIPTION... 5 6. BLOCK DIAGRAM... 6 7. FUNCTIONAL
More information1. GENERAL DESCRIPTION
1. GENERAL DESCRIPTION The Winbond 512Mb Low Power SDRAM is a low power synchronous memory containing 536,870,912 memory cells fabricated with Winbond high performance process technology. It is designed
More informationPMD706416A. Document Title. 64Mb (4M x 16) DDR SDRAM (A die) Datasheet
Document Title 64Mb (4M x 16) DDR SDRAM (A die) Datasheet This document is a general product description and subject to change without notice. 64MBIT DDR DRAM Features JEDEC DDR Compliant Differential
More informationPMD709408C/PMD709416C. Document Title. Revision History. 512Mb (64M x 8 / 32M x 16) DDR SDRAM C die Datasheet
Document Title 512Mb (64M x 8 / 32M x 16) DDR SDRAM C die Datasheet Revision History Revision Date Page Notes 0.1 October, 2013 Preliminary 1.0 March, 2014 Official release 1.1 April, 2014 500Mbps speed
More information1M 4 BANKS 32 BITS SDRAM
1M 4 BANKS 32 BITS SDRAM Table of Contents- 1. GENERAL DESCRIPTION... 3 2. FEATURES... 3 3. ORDER INFORMATION... 4 4. BALL CONFIGURATION... 5 5. BALL DESCRIPTION... 6 6. BLOCK DIAGRAM (SINGLE CHIP)...
More information8. OPERATION Read Operation Write Operation Precharge... 18
128Mb Mobile LPSDR Table of Contents- 1. GENERAL DESCRIPTION... 4 2. FEATURES... 4 3. ORDER INFORMATION... 4 4. BALL CONFIGURATION... 5 4.1 Ball Assignment: LPSDR x16... 5 4.2 Ball Assignment: LPSDR x32...
More information1M 4 BANKS 32BIT SDRAM
1M 4 BANKS 32BIT SDRAM Table of Contents- 1 GENERAL DESCRIPTION... 3 2 FEATURES... 3 3 AVAILABLE PART NUMBER... 3 4 PIN CONFIGURATION... 4 5 PIN DESCRIPTION... 5 6 BLOCK DIAGRAM... 6 7 FUNCTIONAL DESCRIPTION...
More information4 M 4 BANKS 16 BITS SDRAM
4 M 4 BANKS 16 BITS SDRAM Table of Contents- 1. GENERAL DESCRIPTION... 3 2. FEATURES... 3 3. AVAILABLE PART NUMBER... 3 4. PIN CONFIGURATION... 4 5. PIN DESCRIPTION... 5 6. BLOCK DIAGRAM... 6 7. FUNCTIONAL
More informationDTM68102D. 16GB Pin 2Rx4 Registered ECC DDR4 DIMM. DTM68102D 2Gx72 16G 2Rx4 PC4-2133P-RBP-10
Features 288-pin JEDEC-compliant DIMM, 133.35 mm wide by 31.25 mm high Operating Voltage: VDD/VDDQ = 1.2V (1.14V to 1.26V) VPP = 2.5V (2.375V to 2.75V) VDDSPD = 2.25V to 2.75V I/O Type: 1.2 V signaling
More information1M 4 BANKS 16 BITS SDRAM
1M 4 BANKS 16 BITS SDRAM Table of Contents- 1. GENERAL DESCRIPTION... 3 2. FEATURES... 3 3. AVAILABLE PART NUMBER... 4 4. PIN CONFIGURATION...4 5. PIN DESCRIPTION... 5 6. BLOCK DIAGRAM... 6 7. FUNCTIONAL
More informationFeature. 512Mb DDR SDRAM. REV 1.1 Jul CAS Latency Frequency NT5DS64M8DS NT5DS32M16DS CONSUMER DRAM. 2KB page size for all configurations.
Feature CAS Latency Frequency DDR-333 DDR400 DDR500 Speed Sorts Units -6K/-6KI -5T/-5TI -4T CL-tRCD-tRP 2.5-3-3 3-3-3 3-4-4 tck CL=2 266 266-2KB page size for all configurations. DQS is edge-aligned with
More information1M 4 BANKS 32BITS SDRAM
1M 4 BANKS 32BITS SDRAM Table of Contents- 1. GENERAL DESCRIPTION... 3 2. FEATURES... 3 3. AVAILABLE PART NUMBER... 3 4. BALL CONFIGURATION... 4 5. BALL DESCRIPTION... 5 6. BLOCK DIAGRAM... 6 7. FUNCTIONAL
More information2M 4 BANKS 16 BITS SDRAM
2M 4 BANKS 16 BITS SDRAM Table of Contents- 1. GENERAL DESCRIPTION... 3 2. FEATURES... 3 3. AVAILABLE PART NUMBER... 3 4. BALL CONFIGURATION... 4 5. BALL DESCRIPTION... 5 6. BLOCK DIAGRAM... 6 7. FUNCTIONAL
More informationESMT M13L32321A -7.5BG2G DDR SDRAM. 512K x 32 Bit x 2 Banks Double Data Rate SDRAM. Features. Ordering Information
DDR SDRAM 512K x 32 Bit x 2 Banks Double Data Rate SDRAM Features Double-data-rate architecture, two data transfers per clock cycle Bi-directional data strobe () Differential clock inputs ( and ) DLL aligns
More informationA48P4616B. 16M X 16 Bit DDR DRAM. Document Title 16M X 16 Bit DDR DRAM. Revision History. AMIC Technology, Corp. Rev. No. History Issue Date Remark
16M X 16 Bit DDR DRAM Document Title 16M X 16 Bit DDR DRAM Revision History Rev. No. History Issue Date Remark 1.0 Initial issue January 9, 2014 Final (January, 2014, Version 1.0) AMIC Technology, Corp.
More information1M 4 BANKS 16 BITS SDRAM
1M 4 BANKS 16 BITS SDRAM Table of Contents- 1. GENERAL DESCRIPTION... 3 2. FEATURES... 3 3. ORDER INFORMATION... 3 4. PIN CONFIGURATION... 4 5. PIN DESCRIPTION... 5 6. BLOCK DIAGRAM... 6 7. FUNCTIONAL
More informationSDRAM DEVICE OPERATION
POWER UP SEQUENCE SDRAM must be initialized with the proper power-up sequence to the following (JEDEC Standard 21C 3.11.5.4): 1. Apply power and start clock. Attempt to maintain a NOP condition at the
More informationOKI Semiconductor MD56V82160
4-Bank 4,194,304-Word 16-Bit SYNCHRONOUS DYNAMIC RAM FEDD56V82160-01 Issue Date:Feb.14, 2008 DESCRIPTION The is a 4-Bank 4,194,304-word 16-bit Synchronous dynamic RAM. The device operates at 3.3 V. The
More informationESMT M13S A (2K) DDR SDRAM. 4M x 16 Bit x 4 Banks Double Data Rate SDRAM. Features. Ordering Information
DDR SDRAM 4M x 16 Bit x 4 Banks Double Data Rate SDRAM Features Double-data-rate architecture, two data transfers per clock cycle Bi-directional data strobe () Differential clock inputs ( and ) DLL aligns
More informationV58C2256(804/404/164)SH HIGH PERFORMANCE 256 Mbit DDR SDRAM 4 BANKS X 8Mbit X 8 (804) 4 BANKS X 4Mbit X 16 (164) 4 BANKS X 16Mbit X 4 (404)
V58C2256804/404/164SH HIGH PERFORMAE 256 Mbit DDR SDRAM 4 BANKS X 8Mbit X 8 804 4 BANKS X 4Mbit X 16 164 4 BANKS X 16Mbit X 4 404 4 5 6 DDR500 DDR400 DDR333 Clock Cycle Time t CK2 5ns 7.5ns 7.5ns Clock
More information512K 2 BANKS 16 BITS SDRAM
512K 2 BANKS 16 BITS SDRAM Table of Contents- 1. GENERAL DESCRIPTION... 3 2. FEATURES... 3 3. AVAILABLE PART NUMBER... 3 4. PIN CONFIGURATION...4 5. PIN DESCRIPTION... 5 6. BLOCK DIAGRAM... 6 7. FUNCTIONAL
More informationOrdering Information. Row Address. Row Decoder. Buffer & Refresh Counter. Column. Address. Buffer & Refresh Counter
Mobile DDR SDRAM Features JEDEC Standard Internal pipelined double-data-rate architecture, two data access per clock cycle Bi-directional data strobe () No DLL; to is not synchronized. Differential clock
More informationMOS INTEGRATED CIRCUIT
DATA SHEET 128M-bit Synchronous DRAM 4-bank, LVTTL MOS INTEGRATED CIRCUIT µpd45128163 Description The µpd45128163 is high-speed 134,217,728-bit synchronous dynamic random-access memory, organized as 2,097,152
More informationSDRAM Device Operations
DEVICE OPERATIONS SDRAM Device Operations * Samsung Electronics reserves the right to change products or specification without notice. EECTRONICS DEVICE OPERATIONS A. MODE REGISTER FIED TABE TO PROGRAM
More information256M (16Mx16bit) Hynix SDRAM Memory
256Mb Synchronous DRAM based on 4M x 4Bank x16 I/O 256M (16Mx16bit) Hynix SDRAM Memory Memory Cell Array - Organized as 4banks of 4,194,304 x 16 This document is a general product description and is subject
More information4 M 4 BANKS 16 BITS SDRAM
4 M 4 BANKS 16 BITS SDRAM Table of Contents- 1. GENERAL DESCRIPTION... 3 2. FEATURES... 3 3. ORDER INFORMATION... 4 4. PIN CONFIGURATION... 4 5. PIN DESCRIPTION... 5 6. BLOCK DIAGRAM... 6 7. FUNCTIONAL
More informationt WR = 2 CLK A2 Notes:
SDR SDRAM MT48LC16M4A2 4 Meg x 4 x 4 Banks MT48LC8M8A2 2 Meg x 8 x 4 Banks MT48LC4M16A2 1 Meg x 16 x 4 Banks 64Mb: x4, x8, x16 SDRAM Features Features PC100- and PC133-compliant Fully synchronous; all
More information1M 4 BANKS 32BIT SDRAM
1M 4 BANKS 32BIT SDRAM Table of Content- 1. GENERAL DESCRIPTION... 3 2. FEATURES... 3 3. PIN CONFIGURATION...4 4. PIN DESCRIPTION... 5 5. BLOCK DIAGRAM... 6 6. ABSOLUTE MAXIMUM RATINGS... 7 7. RECOMMENDED
More informationNotes: Clock Frequency (MHz) Target t RCD- t RP-CL t RCD (ns) t RP (ns) CL (ns) -6A
SDR SDRAM MT48LC4M32B2 1 Meg x 32 x 4 s 128Mb: x32 SDRAM Features Features PC100-compliant Fully synchronous; all signals registered on positive edge of system clock Internal pipelined operation; column
More informationNotes: Clock Frequency (MHz) Target t RCD- t RP-CL t RCD (ns) t RP (ns) CL (ns) A
SDR SDRAM MT48LC4M32B2 1 Meg x 32 x 4 s 128Mb: x32 SDRAM Features Features PC100-compliant Fully synchronous; all signals registered on positive edge of system clock Internal pipelined operation; column
More informationDTM68116D 32GB Pin 2Rx4 Registered ECC DDR4 DIMM
Features 288-pin JEDEC-compliant DIMM, 133.35 mm wide by 31.25 mm high Operating Voltage: VDD/VDDQ = 1.2V (1.14V to 1.26V) VPP = 2.5V (2.375V to 2.75V) VDDSPD = 2.25V to 2.75V I/O Type: 1.2 V signaling
More informationV58C SJ HIGH PERFORMANCE 256 Mbit DDR SDRAM 4 BANKS X 4Mbit X 16. Description
HIGH PERFORMANCE 256 Mbit DDR SDRAM 4 BANKS X 4Mbit X 16 4 5 6 DDR500 DDR400 DDR333 Clock Cycle Time t CK2 5ns 7.5ns 7.5ns Clock Cycle Time t CK2.5 5ns 6ns 6ns Clock Cycle Time t CK3 4ns 5ns 6ns System
More informationSDR SDRAM. MT48LC8M8A2 2 Meg x 8 x 4 Banks MT48LC4M16A2 1 Meg x 16 x 4 Banks. Features. 64Mb: x8, x16 SDRAM. Features
SDR SDRAM MT48LC8M8A2 2 Meg x 8 x 4 Banks MT48LC4M16A2 1 Meg x 16 x 4 Banks 64Mb: x8, x16 SDRAM Features Features PC100- and PC133-compliant Fully synchronous; all signals registered on positive edge of
More informationTABLE OF CONTENTS 1. GENERAL DESCRIPTION FEATURES PIN DESCRIPTION Signal Descriptions BLOCK DIAGRAM...
TABLE OF CONTENTS 1. GENERAL DESCRIPTION... 3 2. FEATURES... 3 3. PIN DESCRIPTION... 4 3.1 Signal Descriptions... 5 4. BLOCK DIAGRAM... 7 4.1 Block Diagram... 7 4.2 Simplified State Diagram... 8 5. FUNCTION
More information64Mx16 (16M x 16 x 4 banks)
Datasheet Rev. 1.2 2011 MEM1G16D1CATG 64Mx16 (16M x 16 x 4 banks) 1Gbit Double-Data-Rate SDRAM DDR1 SDRAM RoHS Compliant Products Datasheet Version 1.2 1 MEM1G16D1CATG Revision History Version: Rev. 1.2,
More informationPRODUCT NO. MAX FREQ VDD PACKAGE COMMENTS M13S128168A -5TG 200MHz Pb-free 2.5V TSOPII M13S128168A -6TG 166MHz
DDR SDRAM 2M x 16 Bit x 4 Banks Double Data Rate SDRAM Features JEDEC Standard Internal pipelined double-data-rate architecture, two data access per clock cycle Bi-directional data strobe (DQS) On-chip
More informationIS43R16400B. 4Mx16 64Mb DDR SDRAM FEATURES DEVICE OVERVIEW ADDRESS TABLE OPTIONS KEY TIMING PARAMETERS OCTOBER 2012
4Mx16 64Mb DDR SDRAM FEATURES VDD and VDDQ: 2.5V ± 0.2V (-5, -6) VDD and VDDQ: 2.6V ± 0.1V (-4) SSTL_2 compatible I/O Double-data rate architecture; two data transfers per clock cycle Bidirectional, data
More information256K x 32 / 512K x 32 / 1M x 32 Synchronous Graphic RAM
256K x 32 / 512K x 32 / 1M x 32 Synchronous Graphic RAM ADDRESS TRANSLATION TABLE DEVICE OPERATIONS TIMING DIAGRAM PACKAGE DIAGRAM Samsung Electronics reserves the right to change products or specification
More informationNotes: Clock Frequency (MHz) Target t RCD- t RP-CL t RCD (ns) t RP (ns) CL (ns) -6A E
SDR SDRAM MT48LC32M4A2 8 Meg x 4 x 4 Banks MT48LC16M8A2 4 Meg x 8 x 4 Banks MT48LC8M16A2 2 Meg x 16 x 4 Banks 128Mb: x4, x8, x16 SDRAM Features Features PC100- and PC133-compliant Fully synchronous; all
More informationDOUBLE DATA RATE (DDR) SDRAM
UBLE DATA RATE Features VDD = +2.5V ±.2V, VD = +2.5V ±.2V Bidirectional data strobe transmitted/ received with data, i.e., source-synchronous data capture x6 has two one per byte Internal, pipelined double-data-rate
More informationTC59SM816/08/04BFT/BFTL-70,-75,-80
TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC 4,194,304-WORDS 4 BANKS 16-BITS SYHRONOUS DYNAMIC RAM 8,388,608-WORDS 4 BANKS 8-BITS SYHRONOUS DYNAMIC RAM 16,777,216-WORDS 4 BANKS 4-BITS
More informationV58C2512(804/164)SH HIGH PERFORMANCE 512 Mbit DDR SDRAM 4 BANKS X 16Mbit X 8 (804) 4 BANKS X 8Mbit X 16 (164) Description
V58C2512804/164SH HIGH PERFORMAE 512 Mbit DDR SDRAM 4 BANKS X 16Mbit X 8 804 4 BANKS X 8Mbit X 16 164 4 5 6 DDR500 DDR400 DDR333 Clock Cycle Time t CK2 7.5ns 7.5ns 7.5ns Clock Cycle Time t CK2.5 6ns 6ns
More informationSDR SDRAM. MT48LC32M4A2 8 Meg x 4 x 4 Banks MT48LC16M8A2 4 Meg x 8 x 4 Banks MT48LC8M16A2 2 Meg x 16 x 4 Banks. Features. 128Mb: x4, x8, x16 SDRAM
SDR SDRAM MT48LC32M4A2 8 Meg x 4 x 4 Banks MT48LC16M8A2 4 Meg x 8 x 4 Banks MT48LC8M16A2 2 Meg x 16 x 4 Banks 128Mb: x4, x8, x16 SDRAM Features Features PC100- and PC133-compliant Fully synchronous; all
More informationAVS64( )L
AVS640416.1604.0808L 64 Mb Synchronous DRAM 16 Mb x 4 0416 8 Mb x 8 0808 4 Mb x 161604 Features PC100/PC133/PC143/PC166compliant Fully synchronous; all signals registered on positive edge of system clock
More information128Mb DDR SDRAM. Features. Description. REV 1.1 Oct, 2006
Features Double data rate architecture: two data transfers per clock cycle Bidirectional data strobe () is transmitted and received with data, to be used in capturing data at the receiver is edge-aligned
More informationSDR SDRAM. MT48LC2M32B2 512K x 32 x 4 Banks. Features. 64Mb: x32 SDRAM. Features
SDR SDRAM MT48LC2M32B2 512K x 32 x 4 Banks Features Features PC100-compliant Fully synchronous; all signals registered on positive edge of system clock Internal pipelined operation; column address can
More information