LINE WIDTH IMPEDANCE CHART FOR REFERENCE 90 OHM DIFF SPACE LINE WIDTH SPACE LAYER 3.75 MILS TOP,BOTTOM INNER LAYER 4.5 MILS 6.25 MIL 4.

Similar documents
B DETAIL A SCALE:NONE

XILINX, INC ML605 FAB DWG. NO REVISIONS DESCRIPTION APPROVED DATE 09/19/09 RL INITIAL RELEASE

PRIMARY SIDE ADA EVALUATION BOARD FABRICATION ADA EVAL BOARD (REF) DRILL CHART: TOP to BOTTOM ALL UNITS ARE IN MILS TOLERANCE 2.

PRIMARY SIDE C ADA EVALUATION BOARD DO NOT SCALE DWG HOLE TOLERANCE UNLESS SPECIFIED PLATED: +/- 3 MILS NON PLATED: +/- 2 MIL

CHARACTERIZATION BOARD DO NOT SCALE DWG

PRIMARY SIDE CHARACTERIZATION BOARD FABRICATION AD7791 EVAL BOARD DRILL CHART: TOP to BOTTOM ALL UNITS ARE IN MILS TOLERANCE 2.

1021X-1022X 1021X-1022X COMPRESSOR QUIET-115V-60H & 220V-50H PART#:

300 & 400 SERIES - MINIATURE PUSHBUTTON SWITCHES

MCC. THRU. Features. 1.0 Amp Single Phase Glass Passivated Bridge Rectifier 200 to 1000 Volts. Mechanical Data LMBS -1

PCU CORE FIRE PROTECTION ELECTRICAL DETAIL

Tapper Concrete Screw Anchor

Micro-D Printed Circuit Board Connectors

CONNECTION CONNECTION. Free Call:

C&K E Series Sealed Miniature Toggle Switches

E Series Sealed Miniature Toggle Switches

THE RIGHT SOLUTION FOR EVERY APPLICATION

SP1-T100B1M1QE MINIATURE TOGGLE SWTH SPDT (RC)

PLC Stamp micro 2 Datasheet

7000 Series Miniature Toggle Switches

7000 Series Miniature Toggle Switches

Technical Databook. Car πn 4x4 πn Van

Metallized Polyester Film Capacitors MKT Radial Potted Type

onlinecomponents.com

COUNCIL OF THE EUROPEAN UNION. Brussels, 13 May /13 ADD 7 ENER 177 ENV 386 DELACT 19 COVER NOTE

TVS Diode Arrays (SPA Diodes) SP2502L Series 3.3V 75A Diode Array. Lightning Surge Protection - SP2502L Series. RoHS Pb GREEN.

CubeSat Kit Linear EPS Hardware Revision: D

PLC Stamp mini 2 Datasheet

Micro-D MWDM-CBS Vertical Board Mount Printed Circuit Board Connector

MKT 368 Vishay BCcomponents

Bi-Directional Coupler

AUSTARS MODEL PTY LTD

XC95288 In-System Programmable CPLD

T Series Subminiature Toggle Switches

2016 Unistar Plant Profile

C&K T Series Subminiature Toggle Switches

SPECIFICATION COMMERCIALLY AVAILABLE ITEM: DIELECTRIC CERAMIC FILTER PART NUMBER CF ROHS

Submersible Pumps Models: ST-2037 ST-2047 ST-2047B ST-2038P ST-2040T

Product description. EM converterled

PLED Ultra Low Holding Current Series

ON Semiconductor NCL32073LED1GEVB 9 W High Power Factor LED Driver Evaluation Board User Manual

V6R: 2-way valve with female thread, PN 16 (el.)

SECTION A-A TPA AND ALIGNMENT PLATE IN PRE-SEATED POSITION

V6R: 2-way valve with female thread, PN 16 (pn.)

MF-R Series - PTC Resettable Fuses

ET Series Sealed Subminiature Rocker Switches

C&K 7000 Series Miniature Toggle Switches

ET Series Sealed Subminiature Rocker Switches

Resilient-Seated Gate Valves with Vertical or Cross Wall Post Indicator

Resilient-Seated Gate Valves with Vertical or Cross Wall Post Indicator

7000 SERIES ROCKER AND PADDLE SWITCHES Overview

ET Series Sealed Subminiature Rocker Switches

B6R: 3-way valve with female thread, PN 16 (pn.)

APPROVAL SHEET DRAWN CHECKED APPROVED Manager Park, Hyon Su SUNGHO ELECTRONICS CORP.

PRODUCT BROCHURE. Elastimold recloser Smart. Light. Flexible.

C&K E Series Sealed Miniature Toggle Switches

TMU125050CL8xxA 22 LINEARHO DC MODULE, 1250mA MAX CURRENT

TDC TDC3 P15-3V CONN_16

FISCHER ULTIMATE TM SERIES RUGGED COMPACT LIGHTWEIGHT KEY FEATURES

General Specifications

Q SERIES Ø16mm (.630") Panel Mount LED Indicators Distinctive features and specification

Product manual. Tdriver LCA PRE / LC EXC

Toggles Product Selection Guide

RT W POE PD Module ( Isolation Model) Product Description

0.5mm and 1mm Pitch Connectors For FPC/FFC

NMJ Series 5.2kVDC Isolated 1W DC-DC Converters

VOLTS. A u.060 REV. NAMEPLATE .500 TOP TOP ARROW ON BASE ARROW ON BASE SLOT DETAIL (4) SLOT DETAIL (4)

SERIES SUBSUBMINIATURE SNAP-ACTION SWITCHES IP 67

1000 Series Miniature Slide Switches

Series AV. Pushbutton Switches NUT O-RING HOW TO ORDER

DMC-500 TM. DC Motor Drive Control. Operation / Installation Manual Manual Part Number: S8M5003 Date: August 11, Computer Weld Technology, Inc.

DIELECTRIC CERAMIC FILTER SPECIFICATION 1 OF 6 SPECIFICATION COMMERCIALLY AVAILABLE. CERAMIC FILTER PART NUMBER: CF RoHS

Amphenol LTW FLO Products Series. Market

INSTALLATION GUIDE. InBio Pro Series Access Control Panels. Date: Dec., 2015 Version: 1.1

CROSS REFERENCE INDEX

General Specifications

C&K 1000 Series Miniature Slide Switches

GBC Films Group 4151 Anderson Road, DeForest, WI 53532

Job Address: Permit #:

Micro-D MWDM-CBR Right Angle Thru-Hole Printed Circuit Board Connectors

TMU125050CL8xxA 22 LINEARHO DC MODULE, 1250mA MAX CURRENT

FLASHLIGHT ANSI STANDARDS

MF-R Series - PTC Resettable Fuses

Solar PV Standard Plan Simplified Central/String Inverter Systems for One- and Two-Family Dwellings

PinPoint Gyro Evaluation Boards

SPECIFICATION COMMERCIALLY AVAILABLE. CERAMIC FILTER PART NUMBER: CF RoHS ISSUED / REVISION ENGINEER APPROVED DOCUMENT CHECKED DRAFTSMAN

Low Leakage Steel Door

Automated Steering Kit Installation Guide

ZC706 MIG Design Creation November 2015

Standard Products Catalog

0.5mm and 1mm Pitch Connectors For FPC/FFC

C&K EP Series Sealed Tiny Pushbutton Switches

Cannon has combined Zero Insertion

SCHEDULE DISTRIBUTION USE OF SYSTEM CHARGES

V02 DAYTON HAC pg 1 English DESCRIPTION / REMARKS 11.8/6-6.1 NAMEPLATE NAMEPLATE WARNING LABEL TOP TOP

Series 70 Custom Potentiometer Designer Guide

MODULAR TELEPHONE JACKS

SCHEDULE DISTRIBUTION USE OF SYSTEM CHARGES

M Point & 3-Point Electric Damper-Actuator

NPI Qualification Test Report

SPECIFICATION COMMERCIALLY AVAILABLE CERAMIC BAND PASS PART NUMBER:CF ISSUED / REVISION ENGINEER APPROVED DOCUMENT CHECKED DRAFTSMAN

Transcription:

7 6 4 3 2 REVISIONS REV DESRIPTION DATE APPROVED D NOTES:. FABRIATE TO IP-A-600,URRENT REVISION. 2. BOARD SHALL MEET THE INSPETION RITERIA OF IP-A-600,LASS 2,URRENT REVISION. 3 MATERIAL: PL-FR-370HR 4. WEIGHT OF ALL OPPER LAYERS SHALL NOT BE LESS 0. OZ. PER SQUARE FOOT.. THE LAYERS SPEIFIED ON THE ROSS SETION FOR REFERENE ONLY, USE STAK-UP PROVIDED IN THE FABRIATION DATA PAKAGE. 6. APPLY SOLDER MASK OVER BARE OPPER(SMBO) IAW IP-SM-840,BOTH SIDES,USING LPI,OLOR GREEN LAYER TOP,BOTTOM INNER LAYER LINE WIDTH IMPEDANE HART FOR REFERENE SINGLE ENDED 00 OHM DIFF LINE WIDTH LINE WIDTH 4. MILS 4. MILS 3.7 MILS 3.7 MILS SPAE 6.2 MIL 6.2 MIL 90 OHM DIFF SPAE LINE WIDTH D 7 FINISH: GOLD IMMERSION. B SLOT SIZE IN MILS SLOT:39.37x8. SLOT SIZE IN MILS SLOT:8.X39.37 39.37 8. SLOT SIZE IN MILS SLOT:39.37x37.8 37.8 8. 39.37 0.000 8. SILKSREEN TOP SIDE/BOTH SIDES WITH NON-ONDUTIVE EPOXY BASED INK. OLOR SHALL BE WHITE A ONTRASTING INK WITH RESPET TO SOLDER MASK OLOR. DISTORTION OF SILKSREEN IS AEPTABLE OVER TRAES. EPOXY INK ON PLATED LANDS IS NOT AEPTABLE. 9. VENDOR LOGO AND DATE ODE TO BE MAKED FAR SIDE. MAXIMUM HEIGHT.2 INHES. 0. 00% ELETRIAL TEST REQUIRED FOR ONTINUITY. BOARD SHALL HAVE A UL RATING OF 94V-0. UL SYMBOL AND RATING SHAL BE MARKED FARSIDE.. REMOVE ALL UNUSED PADS FROM INTERNAL LAYERS. 2. SOLDER MASK FOLLOW GERBER DATA FOR TOP & BOTTOM SIDE. 3. SOLDER MASK REGISTRATION TO BE WITHIN DIAMETRIAL TRUE POSITION OF / - 0.002 WITH APPLIABLE HOLE / PAD. 4. 274X GERBERS/ODB USED FOR FAB MUST BE VERIFIED AGAINST THE PROVIDED IP36 NETLIST.. USE ARTMASTER # 2804 6. PRE-SOLDERMASK OPERATION: ALL VIAS ON PRIMARY SIDE (TOP) ENROAHED AND PLUGGED FROM BGA ATTAHMENT SIDE (DEFAULT TOP). ENSURE THESE VIAS ARE PLUGGED LEAVING NO ASSOIATED METAL EXPOSED. 7. OPPER THIEVING NOT ALLOWED ON EXTERNAL LAYERS. 39.37 0.000 7.20.30 FIGURE SIZE 0.0 32.0 3.0 36.0 37.0 40.0 7.0 60.0 62.99 73.0 06.0 6.0 33.46 37.0 2.0 68.9 27.9 8.x39.37 37.8x39.37 DRILL HART: TOP to BOTTOM ALL UNITS ARE IN MILS TOLERANE PLATED QTY 0.0/-0.0 PLATED 2348 3.0/-3.0 PLATED 8 3.0/-3.0 PLATED 9 3.0/-3.0 PLATED 3.0/-3.0 PLATED 7 3.0/-3.0 PLATED 36 3.0/-3.0 PLATED 2 PLATED 8 PLATED PLATED PLATED PLATED 3.0/-3.0 3.0/-3.0 3.0/-3.0 3.0/-3.0 3.0/-3.0 3.0/-3.0 3.0/-3.0 3.0/-3.0 3.0/-3.0 3.0/-3.0 3.0/-3.0 3.0/-3.0 NON-PLATED NON-PLATED NON-PLATED NON-PLATED NON-PLATED PLATED PLATED TOTAL HOLES: 2 2 4 2 4 2 4 2 2 2469 ADDITIONAL MAY BE PLUGGED STAK-UP FOR REFERENE MAY USE PROVIDED STAK-UP TOP SIDE LAYER L_TOP PRE-PREG 370HR LAYER 2 L2_ ORE 370HR LAYER 3 L3_INNER PRE-PREG 370HR LAYER 4 L4_INNER ORE 370HR LAYER L_ PRE-PREG 370HR LAYER 6 L6_INNER ORE 370HR LAYER 7 L7_INNER PRE-PREG 370HR LAYER 8 L8_ 0.00/-0% ORE 370HR LAYER 9 L9_PWR PRE-PREG 370HR LAYER 0 L0_PWR ORE 370HR LAYER L_ PRE-PREG 370HR LAYER 2 L2_INNER ORE 370HR LAYER 3 L3_INNER PRE-PREG 370HR LAYER 4 L4_ ORE 370HR LAYER L_PWR PRE-PREG 370HR LAYER 6 L6_BOTTOM DETAIL A SALE:NONE 3 /2 OZ U PREPREG /2 OZ U ORE /2 OZ U PREPREG /2 OZ U ORE /2 OZ U PREPREG /2 OZ U ORE /2 OZ U PREPREG /2 OZ U ORE /2 OZ U PREPREG /2 OZ U ORE /2 OZ U PREPREG /2 OZ U ORE /2 OZ U PREPREG /2 OZ U ORE /2 OZ U PREPREG /2 OZ U B ARTWORK, SP60 EVALUATION PLATFORM ARTMASTER # 280464 LAYER: DATE: AUGUST 06,2009 A RESTRITION NOTIE THIS PB ARTWORK ONTAINS INFORMATION WHIH IS PROPRIETARY TO AND IS THE PROPERTY OF XILINX, AND MAY NOT BE USED, REPRODUED OR DISLOSED 2009 XILINX IN. UNLESS OTHERWISE SPEIFIED DIMENSIONS ARE IN INHES TOLERANES ON; 2 PL DEIMALS /-.00 3 PL DEIMALS /-.00 ANGLES FRATIONS SIGNATURES DRAWN HEKED ENGRG BRIAN FORSSE ISSUED DATE 04/07/09 SP60 EVALUATION PLATFORM PB, ROHS, OMPLIANT A SIZE D SALE FSM NO NONE DWG NO 280464 SHEET OF REV 7 6 4 3 2

ARTWORK, SP60 EVALUATION PLATFORM ARTMASTER # 280464 LAYER: L_TOP THIS PB ARTWORK ONTAINS INFORMATION WHIH IS PROPRIETARY TO AND IS THE PROPERTY OF XILINX, AND MAY NOT BE USED, REPRODUED OR DISLOSED RESTRITION NOTIE 2009 XILINX IN.

ARTWORK, SP60 EVALUATION PLATFORM ARTMASTER # 280464 LAYER: L2_ THIS PB ARTWORK ONTAINS INFORMATION WHIH IS PROPRIETARY TO AND IS THE PROPERTY OF XILINX, AND MAY NOT BE USED, REPRODUED OR DISLOSED RESTRITION NOTIE 2009 XILINX IN.

ARTWORK, SP60 EVALUATION PLATFORM ARTMASTER # 280464 LAYER: L3_INNER THIS PB ARTWORK ONTAINS INFORMATION WHIH IS PROPRIETARY TO AND IS THE PROPERTY OF XILINX, AND MAY NOT BE USED, REPRODUED OR DISLOSED RESTRITION NOTIE 2009 XILINX IN.

ARTWORK, SP60 EVALUATION PLATFORM ARTMASTER # 280464 LAYER: L4_INNER THIS PB ARTWORK ONTAINS INFORMATION WHIH IS PROPRIETARY TO AND IS THE PROPERTY OF XILINX, AND MAY NOT BE USED, REPRODUED OR DISLOSED RESTRITION NOTIE 2009 XILINX IN.

ARTWORK, SP60 EVALUATION PLATFORM ARTMASTER # 280464 LAYER: L_ THIS PB ARTWORK ONTAINS INFORMATION WHIH IS PROPRIETARY TO AND IS THE PROPERTY OF XILINX, AND MAY NOT BE USED, REPRODUED OR DISLOSED RESTRITION NOTIE 2009 XILINX IN.

ARTWORK, SP60 EVALUATION PLATFORM ARTMASTER # 280464 LAYER: L6_INNER THIS PB ARTWORK ONTAINS INFORMATION WHIH IS PROPRIETARY TO AND IS THE PROPERTY OF XILINX, AND MAY NOT BE USED, REPRODUED OR DISLOSED RESTRITION NOTIE 2009 XILINX IN.

ARTWORK, SP60 EVALUATION PLATFORM ARTMASTER # 280464 LAYER: L7_INNER THIS PB ARTWORK ONTAINS INFORMATION WHIH IS PROPRIETARY TO AND IS THE PROPERTY OF XILINX, AND MAY NOT BE USED, REPRODUED OR DISLOSED RESTRITION NOTIE 2009 XILINX IN.

ARTWORK, SP60 EVALUATION PLATFORM ARTMASTER # 280464 LAYER: L8_ THIS PB ARTWORK ONTAINS INFORMATION WHIH IS PROPRIETARY TO AND IS THE PROPERTY OF XILINX, AND MAY NOT BE USED, REPRODUED OR DISLOSED RESTRITION NOTIE 2009 XILINX IN.

ARTWORK, SP60 EVALUATION PLATFORM ARTMASTER # 280464 LAYER: L9_PWR THIS PB ARTWORK ONTAINS INFORMATION WHIH IS PROPRIETARY TO AND IS THE PROPERTY OF XILINX, AND MAY NOT BE USED, REPRODUED OR DISLOSED RESTRITION NOTIE 2009 XILINX IN.

ARTWORK, SP60 EVALUATION PLATFORM ARTMASTER # 280464 LAYER: L0_PWR THIS PB ARTWORK ONTAINS INFORMATION WHIH IS PROPRIETARY TO AND IS THE PROPERTY OF XILINX, AND MAY NOT BE USED, REPRODUED OR DISLOSED RESTRITION NOTIE 2009 XILINX IN.

ARTWORK, SP60 EVALUATION PLATFORM ARTMASTER # 280464 LAYER: L_ THIS PB ARTWORK ONTAINS INFORMATION WHIH IS PROPRIETARY TO AND IS THE PROPERTY OF XILINX, AND MAY NOT BE USED, REPRODUED OR DISLOSED RESTRITION NOTIE 2009 XILINX IN.

ARTWORK, SP60 EVALUATION PLATFORM ARTMASTER # 280464 LAYER: L2_INNER THIS PB ARTWORK ONTAINS INFORMATION WHIH IS PROPRIETARY TO AND IS THE PROPERTY OF XILINX, AND MAY NOT BE USED, REPRODUED OR DISLOSED RESTRITION NOTIE 2009 XILINX IN.

ARTWORK, SP60 EVALUATION PLATFORM ARTMASTER # 280464 LAYER: L3_INNER THIS PB ARTWORK ONTAINS INFORMATION WHIH IS PROPRIETARY TO AND IS THE PROPERTY OF XILINX, AND MAY NOT BE USED, REPRODUED OR DISLOSED RESTRITION NOTIE 2009 XILINX IN.

ARTWORK, SP60 EVALUATION PLATFORM ARTMASTER # 280464 LAYER: L4_ THIS PB ARTWORK ONTAINS INFORMATION WHIH IS PROPRIETARY TO AND IS THE PROPERTY OF XILINX, AND MAY NOT BE USED, REPRODUED OR DISLOSED RESTRITION NOTIE 2009 XILINX IN.

ARTWORK, SP60 EVALUATION PLATFORM ARTMASTER # 280464 LAYER: L_PWR THIS PB ARTWORK ONTAINS INFORMATION WHIH IS PROPRIETARY TO AND IS THE PROPERTY OF XILINX, AND MAY NOT BE USED, REPRODUED OR DISLOSED RESTRITION NOTIE 2009 XILINX IN.

280464 ARTWORK, SP60 EVALUATION PLATFORM ARTMASTER # 280464 LAYER: L6_BOTTOM THIS PB ARTWORK ONTAINS INFORMATION WHIH IS PROPRIETARY TO AND IS THE PROPERTY OF XILINX, AND MAY NOT BE USED, REPRODUED OR DISLOSED RESTRITION NOTIE 2009 XILINX IN.

ARTWORK, SP60 EVALUATION PLATFORM ARTMASTER # 280464 LAYER: MASK_BOTTOM THIS PB ARTWORK ONTAINS INFORMATION WHIH IS PROPRIETARY TO AND IS THE PROPERTY OF XILINX, AND MAY NOT BE USED, REPRODUED OR DISLOSED RESTRITION NOTIE 2009 XILINX IN.

ARTWORK, SP60 EVALUATION PLATFORM ARTMASTER # 280464 LAYER: MASK_TOP THIS PB ARTWORK ONTAINS INFORMATION WHIH IS PROPRIETARY TO AND IS THE PROPERTY OF XILINX, AND MAY NOT BE USED, REPRODUED OR DISLOSED RESTRITION NOTIE 2009 XILINX IN.

ARTWORK, SP60 EVALUATION PLATFORM ARTMASTER # 280464 LAYER: PASTE_BOT THIS PB ARTWORK ONTAINS INFORMATION WHIH IS PROPRIETARY TO AND IS THE PROPERTY OF XILINX, AND MAY NOT BE USED, REPRODUED OR DISLOSED RESTRITION NOTIE 2009 XILINX IN.

ARTWORK, SP60 EVALUATION PLATFORM ARTMASTER # 280464 LAYER: PASTE_TOP THIS PB ARTWORK ONTAINS INFORMATION WHIH IS PROPRIETARY TO AND IS THE PROPERTY OF XILINX, AND MAY NOT BE USED, REPRODUED OR DISLOSED RESTRITION NOTIE 2009 XILINX IN.

M2 M9 R8 TP2 P3 P4 27 TP2 67 66 4 68 83 84 2 8 86 0 4 TP 30 29 2 TP3 P2 R8 TP TP6 R32 R6 0 9 7 R64 R43 R42 R4 R63 R34 P RP4 72 R4 R4 48 TP3 R08 63 R67 R39 6 R33 R62 2 TP4 R77 R69 R7 40 94 4 TP4 04 70 R0 R09 R6 R37 R44 TP7 60 R8 6 4 47 2 03 R86 9 JBVEBFPKRLEMBMRSJZ 62 6 TP0 8 42 3 2 92 R47 R46 8 6 R2 R22 R6 R69 R4 4 97 3 49 36 08 07 02 TP7 R74 R78 R72 R76 R70 R79 0 7 R76 R07 R06 TP6 0 44 93 39 37 48 R38 R34 TP8 R3 R37 R36 R3 3 TP 9 R 8 6 R202 R73 60 R23 9 R98 R3 24 R29 Q R40 R39 2 R3 R 2 R R4 R26 R2 R24 R2 R9 R0 20 87 R9 R27 R30 0 R9 R94 90 R92 R93 TP M7 R0 R R2 R20 ASSY P/N RP2 R3 R60 3 RP3 R9 R7 R84 R87 R9 28 R8 R2 R97 R8 R86 R R2 R6 R96 R 46 00 06 98 9 38 8 R67 R7 R80 R73 R68 R87 9 R94 R3 R84 R6 62 R77 09 R7 7 R R2 4 3 6 99 R63 R64 R6 26 R62 R66 R0 R83 R8 43 96 0 23 30 27 33 32 R33 R32 22 R6 82 R28 28 29 34 7 3 R9 R22 R24 R88 R29 R27 R26 R28 ARTWORK, SP60 EVALUATION PLATFORM SILK_BOT LAYER: ARTMASTER # 280464 AUGUST 06,2009 DATE: (408) 879-4872 PHONE: RESTRITION NOTIE THIS PB ARTWORK ONTAINS INFORMATION WHIH IS PROPRIETARY TO AND IS THE PROPERTY OF XILINX, AND MAY NOT BE USED, REPRODUED OR DISLOSED 2009 XILINX IN. 64 R20 R200 R99 R7 R8 R4 R36 R3 R40 R68 TP9 R6 R47 R48 R49 R44 R7 R8 R46 R9 R43 R70 R42 R74 R83 R7 R4 R38 R72 R66 R82 7 R20 4 R

M 3 X RP J3 R M4 2 TX RX DUP 000 00 0 J9 2V 63 R60 37 D L2 R9 c 2009 Xilinx, Incorporated 0/00/000 ETHERNET F47 F3 DS7 DS6 DS DS4 DS3 DS2 USB UART R99 R00 R98 R02 R97 R0 R96 R03 GPIO HDR TP2 8 47.0V M0 M3 J8 SPI SELET R04 MA ID X3 3 INIT DS0 DONE DS9 OFF:SPI EXT ON: SPI X4 7 J3 MISO MOSI LK S_B U8 6 U4 J2 J ON SPI PROG SW R30 R23 R90 R3 R89 TMS TDI TDO TK 3V3 R48 U 8.0V TP 36 TP2 USER_LOK SPI X4 U0 BPI FLASH 89 R4 P U3 SUSPEND TP3 3.0V POWER FM LP J R3 II J6 R2 R203 II EPROM DS8 R88 R8 J4 R49 OFF TP6 TP DS X2 U7 68 AWAKE U7 34 R204 U TP4 TP4 2.V TP3 67 4 40 22 3.3V UR 2.V UR 20 3.3V U2 DDR2 SDRAM 64 P/N HW-S6-SP60-G SP60 REV 6 7 9 8 SYSLK SMALKP TP7 66 38 39 2 U 3 9 3 2 U20 TP0 TP9 R PNMLKJHGFE DB A U 70 69 4 44.8V UR VINT UR J7 VINT TP7 26 SMALKN 33 U9 TP TP8.8V TP6 23 73 U3 J8 24 69 J 72 7 2 43 42 R80 R79 Y U4 U6 7 PWR GOOD DS 49 U2 32 L 6 R78 Q2 46 R6 DS778 R7 R93 R92 U9 STATUS 76 77 MODE SELETION ON OFF: SPI FLASH OFF OFF: BPI FLASH DS6 SW3 SW9 M0 M -2: EXLUDE FM 2-3: INLUDE FM GPIO DIP SW GPIO LED3 GPIO LED2 GPIO LED DS3 DS2 U2 DS4 GPIO LED0 DS GPIO LEDS 74 U8 88 USB JTAG SW8 M2 SW2 J4 J0 FM JTAG GPIO BUTTON3 PROG PU RESET SW7 GPIO BUTTON2 SW GPIO BUTTON SW4 GPIO BUTTON0 0.9V TP M8 SW6 80 79 M R90 R9 GPIO MOMENTARY ARTWORK, SP60 EVALUATION PLATFORM SILK_TOP LAYER: ARTMASTER # 280464 AUGUST 06,2009 DATE: (408) 879-4872 PHONE: RESTRITION NOTIE THIS PB ARTWORK ONTAINS INFORMATION WHIH IS PROPRIETARY TO AND IS THE PROPERTY OF XILINX, AND MAY NOT BE USED, REPRODUED OR DISLOSED 2009 XILINX IN.

2 JBVEBFPKRLEMBMRSJZ ASSY P/N ARTWORK, SP60 EVALUATION PLATFORM ARTMASTER # 280464 LAYER: SILK_BOT THIS PB ARTWORK ONTAINS INFORMATION WHIH IS PROPRIETARY TO AND IS THE PROPERTY OF XILINX, AND MAY NOT BE USED, REPRODUED OR DISLOSED RESTRITION NOTIE 2009 XILINX IN.

R PNMLKJHGFE DB A 3 2 7 9 8 ARTWORK, SP60 EVALUATION PLATFORM ARTMASTER # 280464 THIS PB ARTWORK ONTAINS INFORMATION WHIH IS PROPRIETARY TO AND IS THE PROPERTY OF XILINX, AND MAY NOT BE USED, REPRODUED OR DISLOSED RESTRITION NOTIE 2009 XILINX IN. LAYER:

M2 M9 R8 TP2 P3 P4 27 TP2 67 66 4 68 83 84 2 8 86 0 4 TP 30 29 2 TP3 P2 R8 TP TP6 R32 R6 0 9 7 R4 R63 R34 P RP4 72 R4 R4 48 TP3 R08 63 R33 R62 2 TP4 R77 R69 R7 4 40 TP4 04 70 R0 R09 4 47 R6 R37 R44 TP7 60 R8 6 2 03 R86 9 62 6 TP0 8 42 3 2 92 R47 R46 8 6 R2 R22 R6 R69 R4 4 97 3 49 36 08 07 02 TP7 R76 R70 R79 0 7 R76 R07 R06 TP6 39 37 48 R38 R34 TP8 R3 R37 R36 R3 3 TP 9 R 8 6 R202 R73 60 R23 9 R98 R3 24 R29 Q R40 R39 2 R3 R 2 R R4 R26 R2 R24 R2 R9 R0 20 87 R9 R27 R30 0 R9 R94 90 R92 R93 TP M7 R0 R R2 R20 M 3 X RP J3 R M4 2 TX RX DUP 000 00 0 2V J9 63 R60 37 D L2 R9 c 2009 Xilinx, Incorporated 0/00/000 ETHERNET F47 F3 DS7 DS6 DS DS4 DS3 DS2 USB UART R99 R00 R98 R02 R97 R0 R96 R03 GPIO HDR TP2 8 47.0V M0 M3 J8 SPI SELET R04 MA ID X3 3 RP2 INIT DS0 DONE DS9 OFF:SPI EXT ON: SPI X4 7 J3 MISO MOSI LK S_B U8 6 R3 R60 3 U4 J2 J ON SPI PROG SW RP3 R9 R30 R23 R90 R3 R89 R7 R84 R87 TMS TDI TDO TK 3V3 R48 R9 U 8.0V TP 36 TP2 USER_LOK SPI X4 U0 BPI FLASH 89 R4 P 28 R8 U3 SUSPEND R2 FM LP J R97 TP3 3.0V R8 R86 POWER R R2 R6 R96 R36 R3 R64 R43 R42 R8 R9 R3 II J6 R2 R203 R204 R67 II EPROM DS8 R88 R8 J4 R49 OFF TP6 TP DS X2 R U7 68 AWAKE 46 00 06 98 8 2.V TP3 67 4 40 22 3.3V UR 2.V UR R67 R39 6 20 U7 R7 R80 R73 R68 9 38 34 R87 9 U 94 TP4 TP4 R94 R3 3.3V U2 DDR2 SDRAM R84 R6 62 R77 09 R20 38 39 P/N HW-S6-SP60-G TP7 R8 R4 R40 R7 R68 2 R4 R38 R66 9 R82 R72 7 R20 4 64 R R74 R78 SP60 REV R72 6 7 9 8 SYSLK SMALKP 66 U 3 64 R200 4 R99 TP9 3 2 R R2 4 3 6 U20 TP0 TP9 R43 R70 R42 R7 7 R PNMLKJHGFE DB A U 70 69 44.8V UR VINT UR 99 R63 R64 R6 26 R62 R66 R0 R83 R8 43 J7 VINT TP7 26 0 44 93 96 0 SMALKN 23 33 30 U9 TP TP8.8V TP6 23 73 U3 69 27 33 32 R33 R32 22 J8 J 72 7 2 43 42 R6 R93 R47 R48 R49 R44 R92 U9 R7 R46 R74 R83 R7 24 R6 PWR GOOD DS R80 R79 Y DS778 82 R28 28 29 U4 U6 7 Q2 34 7 49 L U2 32 6 R78 46 R6 R7 STATUS 76 77 MODE SELETION ON OFF: SPI FLASH OFF OFF: BPI FLASH DS6 3 SW3 SW9 M0 M -2: EXLUDE FM 2-3: INLUDE FM GPIO DIP SW GPIO LED3 GPIO LED2 GPIO LED DS3 DS2 U2 DS4 GPIO LED0 DS GPIO LEDS 74 U8 USB JTAG SW8 R9 M2 R24 R88 SW2 J4 J0 R22 GPIO BUTTON3 R29 88 R27 R26 R28 FM JTAG PROG PU RESET SW7 GPIO BUTTON2 SW GPIO BUTTON SW4 GPIO BUTTON0 0.9V TP M8 SW6 80 79 M R90 R9 GPIO MOMENTARY ARTWORK, SP60 EVALUATION PLATFORM SILK_TOP LAYER: ARTMASTER # 280464 AUGUST 06,2009 DATE: (408) 879-4872 PHONE: RESTRITION NOTIE THIS PB ARTWORK ONTAINS INFORMATION WHIH IS PROPRIETARY TO AND IS THE PROPERTY OF XILINX, AND MAY NOT BE USED, REPRODUED OR DISLOSED 2009 XILINX IN.

c 2 2009 Xilinx, Incorporated TX RX DUP 000 00 0 2V USB UART GPIO HDR.0V 0/00/000 ETHERNET MA ID INIT DONE OFF:SPI EXT ON: SPI X4 SPI SELET MISO MOSI LK S_B ON SPI PROG TMS TDI TDO TK 3V3.0V USER_LOK SPI X4 BPI FLASH 3.0V SUSPEND POWER FM LP OFF II EPROM 3.3V UR 2.V UR II AWAKE 2.V 3.3V DDR2 SDRAM P/N HW-S6-SP60-G SP60 REV 7 9 8 SYSLK SMALKP 3 2 R PNMLKJHGFE DB A.8V UR VINT UR VINT SMALKN.8V PWR GOOD STATUS MODE SELETION ON OFF: SPI FLASH OFF OFF: BPI FLASH GPIO LEDS M0 M -2: EXLUDE FM 2-3: INLUDE FM GPIO DIP SW GPIO LED3 GPIO LED2 GPIO LED GPIO LED0 USB JTAG FM JTAG GPIO BUTTON3 GPIO BUTTON2 GPIO BUTTON GPIO BUTTON0 0.9V PROG PU RESET GPIO MOMENTARY ARTWORK, SP60 EVALUATION PLATFORM SILK_TOP LAYER: ARTMASTER # 280464 AUGUST 06,2009 DATE: (408) 879-4872 PHONE: RESTRITION NOTIE THIS PB ARTWORK ONTAINS INFORMATION WHIH IS PROPRIETARY TO AND IS THE PROPERTY OF XILINX, AND MAY NOT BE USED, REPRODUED OR DISLOSED 2009 XILINX IN.

c 2009 Xilinx, Incorporated TX RX DUP 000 00 0 2V FM LP USB UART GPIO HDR.0V 0/00/000 ETHERNET MA ID INIT DONE OFF:SPI EXT ON: SPI X4 SPI SELET MISO MOSI LK S_B ON SPI PROG TMS TDI TDO TK 3V3.0V USER_LOK SPI X4 BPI FLASH II P/N HW-S6-SP60-G PROG 3.0V SUSPEND POWER OFF 2.V AWAKE II EPROM 3.3V UR 2.V UR 3.3V DDR2 SDRAM SP60 REV 7 9 8 SYSLK SMALKP 3 2 R PNMLKJHGFE DB A.8V UR VINT UR VINT SMALKN.8V PWR GOOD STATUS MODE SELETION ON OFF: SPI FLASH OFF OFF: BPI FLASH GPIO LEDS M0 M -2: EXLUDE FM 2-3: INLUDE FM GPIO DIP SW GPIO LED3 GPIO LED2 GPIO LED GPIO LED0 USB JTAG FM JTAG GPIO BUTTON3 GPIO BUTTON2 GPIO BUTTON GPIO BUTTON0 0.9V PU RESET GPIO MOMENTARY ARTWORK, SP60 EVALUATION PLATFORM SILK_TOP LAYER: ARTMASTER # 280464 AUGUST 06,2009 DATE: (408) 879-4872 PHONE: RESTRITION NOTIE THIS PB ARTWORK ONTAINS INFORMATION WHIH IS PROPRIETARY TO AND IS THE PROPERTY OF XILINX, AND MAY NOT BE USED, REPRODUED OR DISLOSED 2009 XILINX IN.

THE PROPERTY OF XILINX, AND MAY NOT BE USED, REPRODUED OR DISLOSED THIS PB ARTWORK ONTAINS INFORMATION WHIH IS PROPRIETARY TO AND IS ARTMASTER # 280464 RESTRITION NOTIE PHONE: DATE: LAYER: ARTWORK, SP60 EVALUATION PLATFORM (408) 879-4872 AUGUST 06,2009 SILK_BOT 2009 XILINX IN. M9 R8 TP2 TP TP3 R34 R63 R4 R9 R8 TP TP6 R42 R43 R64 R3 R36 6 R39 R67 63 R08 R68 R40 R4 R44 R37 R6 R20 62 R77 R4 R R69 4 R6 R20 R22 7 R2 R82 6 R66 R72 R38 R4 8 R46 R47 R42 R70 R43 R7 R8 TP9 TP0 R99 R200 64 R7 9 R23 60 R83 R74 R46 R7 R44 R49 R48 R47 R73 R202 6 R6 R9 M7 TP R28 TP2 P3 27 P4 67 66 68 4 3 R60 R3 2 R9 4 R84 R87 R7 0 86 8 83 84 RP2 RP3 2 29 30 R9 28 R96 R6 0 9 R R2 R86 R8 R97 R8 P2 R2 R32 R6 R8 P 7 TP3 8 06 98 48 R4 R4 R RP4 72 TP4 4 94 40 38 9 00 46 R62 R33 2 TP4 R3 R94 04 TP7 47 4 60 9 R87 R09 R0 R68 R7 R69 R77 R73 R80 R7 R67 70 3 97 4 9 2 03 09 R8 R84 R6 6 R86 42 8 6 62 49 02 6 3 07 08 36 92 2 JBVEBFPKRLEMBMRSJZ TP7 TP6 R06 R07 R76 0 7 R34 R38 TP8 TP 30 3 R37 R36 R3 0 48 96 37 39 93 44 0 43 R8 R83 99 R3 4 23 R2 R 7 R66 R6 R0 R62 26 R64 R79 R7 R70 R76 R63 R72 R78 R74 3 22 R32 R33 32 33 9 R 27 24 R29 29 28 R28 82 R0 87 R9 7 34 R24 R2 R26 R2 R R4 R39 R40 R3 R98 8 R 2 2 R3 R6 Q 20 R9 R27 R30 3 0 R94 90 R92 R93 R26 R27 R29 R22 R2 R20 R9 R R0 R88 R24 ASSY P/N M2

A B D 7 7 6 6 4 4 3 3 FRATIONS ANGLES 2 PL DEIMALS /-.00 3 PL DEIMALS /-.00 TOLERANES ON; UNLESS OTHERWISE SPEIFIED DIMENSIONS ARE IN INHES ISSUED ENGRG HEKED DRAWN SIGNATURES 2 BRIAN FORSSE 2 REV 04/07/09 DATE SALE D SIZE FSM NO DESRIPTION REVISIONS DWG NO SHEET DATE APPROVED REV A B D R08 R42 TP6 R8 TP R48 R47 TP9 R67 63 R44 R49 R39 6 TP R46 R7 R43 R9 R8 R83 R74 R70 R42 R4 R63 TP TP2 60 R23 R47 R46 R34 M9 R7 9 8 R4 R38 6 R72 R82 R66 M7 R22 R2 7 R20 R6 R69 4 R R4 NONE SP60 EVALUATION PLATFORM ASSY, ROHS OMPLIANT 04303 2 OF 2 R2 R27 29 30 R 24 9 R27 R94 0 4 R93 87 R9 8 R6 R3 R96 R9 TP2 R26 R0 TP TP8 TP6 TP7 TP7 TP4 TP4 TP3 R92 TP3 R28 R9 62 R77 R200 64 R6 R20 R99 R44 R37 R36 R7 R8 R4 R40 R3 6 R6 TP0 R68 R43 R64 R73 R202 4 94 R9 3 0 0 4 47 98 R97 R20 34 33 R37 R36 R3 R34 R38 R06 R76 R07 49 04 06 R2 7 32 97 4 9 2 03 R7 R22 02 R8 R86 R84 R87 R94 R30 R28 82 R32 R33 3 R29 28 R29 22 3 9 R83 R32 R6 R2 R R39 R4 R40 R3 R98 R8 43 3 6 8 09 60 0 46 00 68 4 44 42 9 R2 2 SEONDARY SIDE 0 39 93 38 R4 R 66 R2 R24 R26 R3 48 37 40 R4 48 67 96 7 RP4 2 R79 R64 2 R7 R68 R62 R33 30 P3 20 2 8 R R0 26 R6 R62 7 R84 R6 29 R3 90 R66 R R8 0 R60 ASSY P/N 2 23 R2 4 6 62 P 28 R R86 R0 R09 27 R87 3 99 07 36 08 92 9 M2 R24 JBVEBFPKRLEMBMRSJZ 72 7 R9 Q 70 R88 2 RP3 RP2 R6 P2 R8 8 86 83 84 P4 R0 R78 R74 R7 R67 R8 27 R R3 R72 R63 3 6 R80 R73 R9 R76 R70 R7 R77 R69

D 4 3 6 B 7 7 3 A UNLESS OTHERWISE SPEIFIED DIMENSIONS ARE IN INHES TOLERANES ON; 2 PL DEIMALS /-.00 3 PL DEIMALS /-.00 ANGLES FRATIONS 2 SIGNATURES DRAWN HEKED ENGRG BRIAN FORSSE ISSUED 2 REV DATE 04/07/09 SIZE FSM NO D SALE REVISIONS DESRIPTION DWG NO DATE APPROVED SHEET REV D A B R 3 2 7 9 8 NONE ASSY, ROHS OMPLIANT NOTES: (UNLESS OTHERWISE SPEIFIED). ASSEMBLE TO MEET INSPETION RITERIA OF IP-A-60, LASS 2, URRENT REVISION. 2. BAG AND TAG (OR MARK ONTAINER) WITH PART NUMBER. SP60 EVALUATION PLATFORM 3. REFERENE SHEMATI (OR AVL) FOR BILL OF MATERIALS. 04303 OF 2 M 3 X RP J3 R M4 2 TX RX DUP 000 00 0 2V 63 R60 37 D L2 R9 c 2009 Xilinx, Incorporated 0/00/000 ETHERNET F47 F3 DS7 DS6 DS DS4 DS3 DS2 USB UART J9 R99 R00 R98 R02 R97 R0 R96 R03 GPIO HDR TP2 8 47.0V M0 J8 M3 SPI SELET 7 R04 MA ID X3 3 INIT DS0 DONE DS9 OFF:SPI EXT ON: SPI X4 MISO MOSI LK S_B J3 U8 6 U4 J2 J 36 ON SPI PROG SW R30 R23 R90 R3 R89 TMS TDI TDO TK 3V3 R48.0V TP TP2 U 8 USER_LOK SPI X4 U0 BPI FLASH 89 P 3.0V U3 FM LP J R3 R203 II EPROM AWAKE DS8 R88 R8 J4 SUSPEND TP3 R49 R4 POWER OFF TP6 TP DS X2 U7 68 II J6 R2 U7 34 TP4 2.V TP3 67 4 40 22 3.3V UR 2.V UR 20 R204 U 3.3V TP4 DDR2 SDRAM 64 U2 P/N HW-S6-SP60-G TP7 SP60 REV SYSLK 66 6 38 39 2 SMALKP U 9 3 U20 TP9 PNMLKJHGFE DB A U 70 69 4 44.8V UR TP0 VINT UR J7 SMALKN 33 U9 U3 TP TP8.8V TP6 TP7 VINT 26 23 73 J8 24 69 J 72 7 2 43 42 R93 Y R80 R79 U4 Q2 U6 DS778 R92 U9 DS 49 77 7 L 6 R78 46 R6 R7 PWR GOOD SW3 SW9 M0 M MODE SELETION ON OFF: SPI FLASH OFF OFF: BPI FLASH U2 32 STATUS 76 DS6-2: EXLUDE FM 2-3: INLUDE FM GPIO DIP SW U2 DS4 GPIO LED3 GPIO LED2 GPIO LED DS3 DS2 GPIO LEDS GPIO LED0 DS 74 U8 88 M2 SW2 J4 J0 USB JTAG SW8 FM JTAG GPIO BUTTON3 SW7 GPIO BUTTON2 SW GPIO BUTTON SW4 GPIO BUTTON0 0.9V TP M8 SW6 80 79 M PROG PU RESET R90 R9 GPIO MOMENTARY ASSEMBLY NO: 04303 SILK_TOP ARTWORK, SP60 EVALUATION PLATFORM ARTMASTER # 280464 LAYER: AUGUST 06,2009 DATE: (408) 879-4872 PHONE: RESTRITION NOTIE THIS PB ARTWORK ONTAINS INFORMATION WHIH IS PROPRIETARY TO AND IS THE PROPERTY OF XILINX, AND MAY NOT BE USED, REPRODUED OR DISLOSED 4 6 2009 XILINX IN.

D B 2 4 3 6 REV SIGNATURES UNLESS OTHERWISE SPEIFIED BRIAN FORSSE DRAWN HEKED ENGRG ISSUED DIMENSIONS ARE IN INHES TOLERANES ON; 2 PL DEIMALS /-.00 3 PL DEIMALS /-.00 ANGLES FRATIONS 4 3 2 7 7 6 A DATE 04/07/09 SIZE FSM NO D SALE REVISIONS DESRIPTION NONE SP60 EVALUATION PLATFORM DWG NO ASSY, ROHS OMPLIANT 04303 DATE APPROVED SHEET OF 2 REV D A B M 3 X RP J3 R60 c 2009 Xilinx, Incorporated R9 R M4 2 TX RX DUP 000 00 0 2V J9 63 37 L2 D M0 M3 R99 R00 R98 R02 R97 R0 R96 R03 GPIO HDR 0/00/000 ETHERNET F47 F3 DS7 DS6 DS DS4 DS3 DS2 USB UART TP2 8 47.0V J8 MA ID X3 OFF:SPI EXT ON: SPI X4 SPI SELET 7 R04 J3 MISO 3 INIT DS0 DONE MOSI LK S_B U8 6 DS9 J U4 J2 36 TP2 ON SW SPI PROG TP R30 R23 R90 R3 R89 TMS TDI TDO TK 3V3 R48 U 8.0V USER_LOK SPI X4 U0 BPI FLASH 89 R4 P 3.0V U3 SUSPEND TP3 POWER FM LP J J4 R49 DS OFF TP6 R8 TP R3 R203 R88 II EPROM X2 U7 TP3 68 67 II J6 AWAKE DS8 4 40 22 3.3V UR 2.V UR 20 2.V U7 34 TP4 R204 U R2 3.3V TP4 DDR2 SDRAM 64 U2 P/N HW-S6-SP60-G SP60 REV 7 9 8 SYSLK TP7 66 6 38 39 2 SMALKP U 9 3 2 3 U20 TP0 TP9 R P NMLK JHG FED BA 70 69.8V UR U 4 44 VINT UR J7 VINT SMALKN 33 U9 TP TP8.8V TP6 TP7 26 23 73 72 7 2 43 42 U3 U9 J8 24 69 J R93 R92 Y R80 R79 U4 7 Q2 DS7 U6 78 DS 49 77 L 6 R78 46 R6 R7 U2 32 PWR GOOD STATUS 76 ON OFF: SPI FLASH OFF OFF: BPI FLASH DS6 U2 MODE SELETION SW3 SW9 M0 M -2: EXLUDE FM 2-3: INLUDE FM GPIO DIP SW GPIO LED3 GPIO LED2 GPIO LED GPIO LED0 DS4 DS3 DS2 DS GPIO LEDS 74 U8 88 USB JTAG SW8 M2 SW2 J4 J0 FM JTAG GPIO BUTTON3 SW7 GPIO BUTTON2 SW GPIO BUTTON 0.9V TP SW4 GPIO BUTTON0 M8 SW6 80 79 M PROG PU RESET R90 R9 GPIO MOMENTARY PRIMARY SIDE