University Program Software Selection

Similar documents
University Program Software Selection

Allegro Sigrity SI / PI Overview

Finite Element Based, FPGA-Implemented Electric Machine Model for Hardware-in-the-Loop (HIL) Simulation

Chapter 1: Battery management: State of charge

ASIC Design (7v81) Spring 2000

IBIS Connector Models: Facts vs. Fiction

Cadence Allegro Design Entry Hdl Reference Guide READ ONLINE

DARE+ DARE+ Design Against Radiation Effects (Digital) Cell Libraries. Jupiter Icy Moons Explorer (JUICE) Instruments Workshop 9 November 2011

UTBB FD-SOI: The Technology for Extreme Power Efficient SOCs

Field Programmable Gate Arrays a Case Study

Cadence PCB Editors QIR1 Update. Jim Frey, Hemant Shah Chelmsford

EE 330 Integrated Circuit. Sequential Airbag Controller

Power Management Chip. Anthony Kanago Valerie Barry Benjamin Sprague John Sandmeyer

Integrated Circuit for Battery Management Systems in ISO26262 compliant vehicles

An High Voltage CMOS Voltage Regulator for automotive alternators with programmable functionalities and full reverse polarity capability

e-smart 2009 Low cost fault injection method for security characterization

Topics on Compilers. Introduction to CGRA

Using SystemVerilog Assertions in Gate-Level Verification Environments

Is Power State Table(PST) Golden?

AcuBMS Battery Management System for Rechargeable Lithium-Based Batteries ELECOMP Capstone Design Project

IME TSI Consortium Industry Forum

The MathWorks Crossover to Model-Based Design

Vehicle Diagnostic Logging Device

Resilient-EGI Prototype Pilot: Common Application Space Prototype Pilot

ZC706 MIG Design Creation November 2014

IMEC 2010 RADIATION HARDENED MIXED- SIGNAL IP WITH DARE TECHNOLOGY

SEDONA FRAMEWORK BEST OPPORTUNITY FOR OPEN CONTROL

NR Electric Uses RT-LAB Real-time Simulator to Test the Control and Protection System for the Zhoushan Multiterminal

Real-Time Modelica Simulation on a Suse Linux Enterprise Real Time PC

Managing Projects Teaching materials to accompany:

End-To-End Cell Pack System Solution: Rechargeable Lithium-Ion Battery

ZC706 MIG Design Creation November 2015

KNIME Server Workshop

MODEL BASED DESIGN OF HYBRID AND ELECTRIC POWERTRAINS Sandeep Sovani, Ph.D. ANSYS Inc.

System Level Design Review

ABB June 19, Slide 1

Siemens Centre of Excellence Course Plan

Using ModelSim and Matlab/Simulink for System Simulation in Automotive Engineering

Technologies for ToT & Power Electronics Test Facility. under NaMPET-II CDAC, Thiruvananthapuram

AVL SERIES BATTERY BENCHMARKING. Getting from low level parameter to target orientation

Integrated System Models Graph Trace Analysis Distributed Engineering Workstation

Frequently Asked Questions: EMC Captiva 7.5

PRODUCT DESCRIPTIONS AND METRICS

Solution-processed carbon nanotube thin-film complementary static random access memory

Optimizing Performance and Fuel Economy of a Dual-Clutch Transmission Powertrain with Model-Based Design

Final Design Review Outline

Use of Flow Network Modeling for the Design of an Intricate Cooling Manifold

ABB uses an OPAL-RT real time simulator to validate controls of medium voltage power converters

What s Cooking. Bernd Wiswedel KNIME KNIME.com AG. All Rights Reserved.

Five Cool Things You Can Do With Powertrain Blockset The MathWorks, Inc. 1

Experience Report: Applying and Introducing TSP to Electronic Design Automation

CMPEN 411 VLSI Digital Circuits Spring Lecture 06: Static CMOS Logic

Dr. Daho Taghezout applied magnetics (CH 1110 Morges)

Mellivora: A Battery Experiment

Performance Analysis with Vampir

Spark. The open source ECU project

: New technologies in feedback devices - Reduce costs and improve performance, maintenance, and efficiency

Offshore Application of the Flywheel Energy Storage. Final report

Power Integrity Guidelines Samtec MPT/MPS Series Connectors Measurement and Simulation Data

Alan Kilian Spring Design and construct a Holonomic motion platform and control system.

Compatibility of STPA with GM System Safety Engineering Process. Padma Sundaram Dave Hartfelder

In-Place Associative Computing:

Huf Group. Your Preferred Partner for Tire Pressure Monitoring Systems. IntelliSens App

HIL for power electronics and power systems with National

European Conference on Nanoelectronics and Embedded Systems for Electric Mobility. EV recharging ecosystem and services for a sustainable e_mobility

ReCoSoC Experimental Fault Injection based on the Prototyping of an AES Cryptosystem

GRID MODERNIZATION INITIATIVE PEER REVIEW GMLC Control Theory

Momentu. Brake-by-Wire Gathers. HIL Test System for Developing a 12-V Brake-by-Wire System BRAKE-BY-WIRE SYSTEMS

Security. Hardware Specifications. Editor: Stephen Satchell. Version Security Hardware Specification version i Copyright 2012 INE, Inc.

Use of Microgrids and DERs for black start and islanding operation

Software-innovations as key driver for a Green, Connected and Autonomous mobility

Release Enhancements GXP Xplorer GXP WebView

Kongsberg Digital SimConnect Fort Lauderdale, Florida

Afghanistan Energy Study

MAX PLATFORM FOR AUTONOMOUS BEHAVIORS

Tractor/Implement Electrification: Opportunities and Challenges

2015 The MathWorks, Inc. 1

THERMAL MANAGEMENT SYNERGY THROUGH INTEGRATION PETE BRAZAS

Altair MotionView and ABAQUS for Direct Suspension Bushing Tuning

Exploiting Clock Skew Scheduling for FPGA

BASIC MECHATRONICS ENGINEERING

80V 300Ah Lithium-ion Battery Pack Data Sheet

System Modeling and Simulation

Using Asta Powerproject in a P6 World. Don McNatty, PSP July 22, 2015

PRODUCT DESCRIPTIONS AND METRICS

Rapid generation of thermal-safe test schedules

An Integrated Process for FDIR Design in Aerospace

Tools and Techniques for Ensuring Automotive EMC Performance and Reliability

EC Type-Approval Certificate UK 2655 Revision 2

PRODUCT DESCRIPTIONS AND METRICS

Table of Contents. Abstract... Pg. (2) Project Description... Pg. (2) Design and Performance... Pg. (3) OOM Block Diagram Figure 1... Pg.

Introduction to Abaqus/CAE. Abaqus 2018

Test & Validation Challenges Facing ADAS and CAV

Connected SCOOTER SHARING

Project Status Update AESIN-TTF Workshop - December 4 th 2017 Claire Lewis

FE Modeling and Analysis of a Human powered/electric Tricycle chassis

ME 455 Lecture Ideas, Fall 2010

Automated Seat Belt Switch Defect Detector

HYBRID POWER FOR TELECOM SITES

YSP Power Electronics Overview. Prof. Daniel Costinett June 10, 2014

Transcription:

Page 1 of 8 Level One Conformal - GXL CFM300 CONFRML172 Conformal Constraint Design L CFM401 CONFRML172 Conformal Constraint Designer - XL CFM421 CONFRML172 CCD Multi-Contraint Check Option CFM422 CONFRML172 Conformal Low Power - XL CFM500 CONFRML172 Conformal Low Power GXL CFM550 CONFRML172 Conformal ECO Designer GXL CFM650 CONFRML172 Virtuoso Quantus QRC Extraction - XL QRCX300 EXT172 Virtuoso Quantus QRC Advanced Analysis GXL option QRCX310 EXT172 Cadence Quantus QRC Advanced Modeling GXL Option QRCX320 EXT172 Cadence Quantus QRC Display Technology Option QRCX330 EXT172 Cadence Quantus QRC Advanced Modeling20 GXL Option QRCX520 EXT172 Cadence Quantus QRC Advanced Node Modeling Option QRCX530 EXT172 Genus Synthesis Solution GEN100 GENUS171 Genus Low Power Option GEN30 GENUS171 Genus Physical Option GEN40 GENUS171 Genus CPU Accelerator Option GEN80 GENUS171 Virtuoso Simulation Environment 206 IC617 Virtuoso AMS Designer Environment 70000 IC617 Virtuoso Analog Design Environment XL 95210 IC617 Virtuoso Analog Design Environment GXL 95220 IC617 Virtuoso Visualization & Analysis XL 95255 IC617 Virtuoso Implementation Aware Design Option 95510 IC617 Virtuoso Layout Suite EAD 95600 IC617 Virtuoso ADE Explorer 95250 IC617 Virtuoso ADE Assembler 95260 IC617 Virtuoso Variation Option 95265 IC617 Virtuoso ADE Verifier 95270 IC617 Virtuoso Schematic Editor HSPICE Interface 276 IC617 Virtuoso analog HSPICE HSPICE Interface 32760 IC617

Page 2 of 8 Cadence Framework Integration Runtime Option 117 IC617 Cadence SKILL Development Environment 900 IC617 Virtuoso Schematic VHDL Interface 21060 IC617 Virtuoso Schematic Editor Verilog Interface 21400 IC617 Virtuoso Schematic Editor XL 95115 IC617 Virtuoso Analog Oasis Run-Time Option 32100 IC617 Cadence OASIS for RFDE 32101 IC617 Virtuoso EDIF 200 Reader 940 IC617 Virtuoso EDIF 200 Writer 945 IC617 Cadence Design Framework Integrator s Toolkit 12141 IC617 Dracula Graphical User Interface 365 IC617 Dracula Physical Verification and Extractor Suite 70520 IC617 Diva Physical Verification and Extractor Suite 71520 IC617 Virtuoso Layout Suite - GXL 95323 IC617 Virtuoso DFM Option 95311 IC617 Voltus-Fi Custom Power Integrity Solution - XL VTS500 IC617 Virtuoso Stacked Die Option 95540 IC617 Virtuoso System Design Platform 95541 IC617 Virtuoso Advanced Node Framework 95011 ICADV123 Verifault XL Simulator 26500 INCISIV152 Verifault XL Slave Node License 26510 INCISIV152 Incisive Enterprise Simulator - XL 29651 INCISIV152 Enterprise Simulator - XL Interface for MTI 29661 INCISIV152 Enterprise Simulator - XL Interface for VCS 29671 INCISIV152 Incisive Formal Verifier 23560 INCISIV152 Incisive Enterprise Verifier XL IEV101 INCISIV152 Digital Mixed Signal Option to IES 29710 INCISIV152 Incisive Functional Safety Simulator 26262 INCISIV152 Incisive Advanced Option 29851 INCISIV152 Incisive Low-Power Simulation Option 29861 INCISIV152

Page 3 of 8 Virtuoso Digital Implementation 3002 INNOVUS171 Innovus 20/16/14nm Option INVS20 INNOVUS171 Innovus Mixed Signal Option INVS30 INNOVUS171 Innovus High Frequency Route Option INVS35 INNOVUS171 Innovus Hierarchical Design Option INVS40 INNOVUS171 Innovus CPU Accelerator Option INVS80 INNOVUS171 Innovus Implementation System INVS100 INNOVUS171 JasperGold Interactive Option JGINT100 JASPER1709 JasperGold Formal Property Verification APP JGFPV100 JASPER1709 JasperGold X-Propagation Verification APP JGXPR100 JASPER1709 JasperGold Connectivity Verification APP JGCON100 JASPER1709 JasperGold Coverage APP Option JGCOV100 JASPER1709 JasperGold CSR Verification APP JGCSR100 JASPER1709 JasperGold Formal Property Verification APP JGFPVOPT JASPER1709 JasperGold X-Propagation Verification APP JGXPROPT JASPER1709 JasperGold Connectivity Verification APP JGCONOPT JASPER1709 JasperGold CSR Verification APP JGCSROPT JASPER1709 JasperGold Automatic Formal Linting App JGAFL100 JASPER1709 JasperGold Coverage Unreachability App JGUNR100 JASPER1709 JasperGold Sequential Equivalency Checking APP JGSEC100 JASPER1709 Joules RTL Power Solution JLS100 JLS171 Virtuoso Liberate Server ALT110 LIBERATE161 Virtuoso Liberate Client ALT111 LIBERATE161 Virtuoso Liberate LV Server ALT610 LIBERATE161 Virtuoso Liberate LV Client ALT611 LIBERATE161 vmanager Project Server VMG100 MDV1704 vmanager Linux Client VMG005 MDV1704

Page 4 of 8 Modus ATPG MOD200 MODUS171 Modus DFT Option MOD30 MODUS171 Modus Hierarchical Option MOD60 MODUS171 Virtuoso LDE analyzer Option 95230 MVS172 Innovus DFM Option INVS50 MVS172 Litho Physical Analyzer LPA108 MVS172 Distributed Process for 8 CPUs LPA109 MVS172 Litho Electrical Analyzer LEA108 MVS172 Cadence Litho Hotspot Fixing Option LPA120 MVS172 Pcell Generator PASPCG PAS31 Graphical Technology Editor PASGTE PAS31 Generator for Assura compatible verification decks PASASG PAS31 Generator for Diva compatible verification decks PASDIG PAS31 Error Cell Generator PASECG PAS31 Cadence QuickView Layout and Mask Data Viewer K2200 PVS161 Cadence QuickView Layout Data Viewer K2210 PVS161 Cadence QuickView Sign-off Data Analysis Environment K2211 PVS161 Cadence Physical Verification System Design Rule Checker XL 96210 PVS161 Cadence Physical Verification System Layout vs. Schematic Checker XL 96220 PVS161 Cadence Physical Verification System Programmable Electrical Checker 96230 PVS161 Cadence Physical Verification System Programmable Electrical Checker XL 96235 PVS161 Cadence Physical Verification System Results Manager 96240 PVS161 Cadence Physical Verification System Design Analysis Option 96245 PVS161 Cadence Physical Verification System QuickView Signoff Environment 96246 PVS161 Cadence Physical Verification System Constraint Validator 96300 PVS161 Cadence Physical Verification System Constraint Validator XL 96305 PVS161 Cadence Physical Verification System Advanced Device Option 96330 PVS161 Cadence Physical Verification System Advanced Analysis Option 96320 PVS161 Cadence Physical Verification System Pattern Matching Option 96340 PVS161 Cadence Physical Verification System Mask Rule Check Option 96350 PVS161 Virtuoso Integrated Physical Verification System Option for Layout Suite 96400 PVS161

Page 5 of 8 Allegro Sigrity SI Base PA5700 SIGRITY2017 Allegro Sigrity Power Aware SI Option SIGR915 SIGRITY2017 Allegro Sigrity System Serial Link Option SIGR935 SIGRITY2017 Allegro Sigrity Package Assessment and Extraction Option SIGR945 SIGRITY2017 Allegro Sigrity PKG-PCB SSO Voltus Suite SIGR925 SIGRITY2017 Allegro PCB Designer PA3100 SPB172 Allegro PCB High-Speed Option PA3110 SPB172 Allegro PCB Miniaturization Option PA3120 SPB172 Allegro PCB Team Design Option PA3410 SPB172 Allegro PCB Analog/RF Option PA3420 SPB172 Allegro PCB Design Planning Option PA3670 SPB172 Allegro Sigrity PI Base PA5800 SPB172 Allegro Design Authoring High-Speed Option PA1410 SPB172 Allegro Design Authoring Multi-Style Option PA1510 SPB172 Allegro Design Authoring Team Design Option PA1720 SPB172 Cadence 3D Design Viewer PA6605 SPB172 Allegro PCB Routing Option PS3500 SPB172 Allegro PCB Librarian - XL PX3500 SPB172 Allegro Physical Viewer PX3600 SPB172 Allegro 2 FPGA System Planner Option PA8250 SPB172 Allegro ASIC Prototyping with FPGA s PA8630 SPB172 Cadence SiP Layout XL SIP225 SPB172 Allegro AMS Simulator 1 PS2200 SPB172 Allegro Pspice Systems Option PA4500 SPB172 Allegro PCB Symphony Team Design Option PA3160 SPB172 OrbitIO SIGR106 SPB172 Virtuoso Multi-mode Simulation Power Option 91400 SPECTRE161 Virtuoso Multi-mode Simulation CPU Accelerator option 91500 SPECTRE161 Virtuoso RelXpert 33580 SPECTRE161 Spectre Extensive Partitioned Simulator 91600 SPECTRE161 Spectre Characterization Simulator Option 3500 SPECTRE161 1 superset of Pspice and Advanced Analysis Option

Page 6 of 8 Spectre AMS Designer 70070 SPECTRES161 Spectre Multi-Mode Simulation with AMS 90005 SPECTRES161 Tempus Timing Signoff Solution L TPS100 SSV171 Tempus Timing Signoff Solution XL TPS200 SSV171 Tempus Timing Signoff Solution TSO TPS300 SSV171 Tempus Timing Signoff Solution MP TPS400 SSV171 Voltus- IC Power Integrity MP VTS300 SSV171 Voltus IC Power Integrity Solution-XL (VTS-XL) VTS200 SSV171 Voltus IC Power Integrity Solution Adv Analysis GXL Option (VTS-AA) VTS201 SSV171 Stratus HLS - XL STR101 STRATUS171 Xcelium Single Core X300 XCELIUM1710 Xcelium Digital Mixed Signal Option X310 XCELIUM1710 Cadence Simulation Analysis Environment (SimVision) 25010 XCELIUM1710 Indago Embedded Software Debug App 29862 XCELIUM1710

Page 7 of 8 Level Two Allegro Sigrity SI Base PA5700 SIGRITY2017 Allegro Sigrity Power Aware SI Option SIGR915 SIGRITY2017 Allegro Sigrity System Serial Link Option SIGR935 SIGRITY2017 Allegro Sigrity Package Assessment and Extraction Option SIGR945 SIGRITY2017 Allegro Sigrity PKG-PCB SSO Voltus Suite SIGR925 SIGRITY2017 Allegro PCB Designer PA3100 SPB172 Allegro PCB High-Speed Option PA3110 SPB172 Allegro PCB Miniaturization Option PA3120 SPB172 Allegro PCB Team Design Option PA3410 SPB172 Allegro PCB Analog/RF Option PA3420 SPB172 Allegro PCB Design Planning Option PA3670 SPB172 Allegro Sigrity PI Base PA5800 SPB172 Allegro Design Authoring High-Speed Option PA1410 SPB172 Allegro Design Authoring Multi-Style Option PA1510 SPB172 Allegro Design Authoring Team Design Option PA1720 SPB172 Cadence 3D Design Viewer PA6605 SPB172 Allegro PCB Routing Option PS3500 SPB172 Allegro PCB Librarian - XL PX3500 SPB172 Allegro Physical Viewer PX3600 SPB172 Allegro 2 FPGA System Planner Option PA8250 SPB172 Allegro ASIC Prototyping with FPGA s PA8630 SPB172 Cadence SiP Layout XL SIP225 SPB172 Allegro AMS Simulator 1 PS2200 SPB172 Allegro Pspice Systems Option PA4500 SPB172 Allegro PCB Symphony Team Design Option PA3160 SPB172 OrbitIO SIGR106 SPB172 1 superset of Pspice and Advanced Analysis Option

Page 8 of 8 Changes made for this year: Discontinued products Replacement products 95321 Virtuoso Layout Suite - GXL 95323 Virtuoso Layout Suite - GXL IEV102 Incisive Coverage Unreachability App JGUNR100 JasperGold Coverage Unreachability App 70020 AMS Designer with Flexible Analog 70070 Spectre AMS Designer Simulation 90004 Virtuoso Multi-Mode Simulation with 90005 Spectre Multi-Mode Simulation with AMS Spectre XPS 95610 Virtuoso EAD 3D Precision Solver 95600 Virtuoso Layout Suite EAD 95620 Virtuoso EAD Advanced Electrical 95600 Virtuoso Layout Suite EAD Analysis 29875 Incisive Advanced HAL Option JGAFL100 JasperGold Automatic Formal Linting App New products added this year: Product # Product Name 95540 Virtuoso Stacked Die Option 95541 Virtuoso System Design Platform JLS100 Joules RTL Power Solution PA3160 Allegro PCB Symphony Team Design Option SIGR106 ObitIO X300 Xcelium Single Core X310 Xcelium Digital Mixed Signal Option JGSEC100 JasperGold Sequential Equivalency Checking APP