Benefits of Flip Chip Wafer Sort using MEMs Multi Site Capability

Similar documents
Contacting various metal compositions using ViProbe Vertical Technology

Frank Pietzschmann (IFX) James Andersen (APLLC)

Probing Process Analysis and Continuous Improvement. John Strom Applied Precision Inc. (425)

CRES Control Using CDA as a Shielding Gas

Large Area and Fine Pitch testing using Silicon Micro-cantilever

"Fusion Cuisine" Hybrid Technologies to address MEMS sensors, Magnetics and High Voltage Probing

Advances in MEMS Spring Probe Technology for Wafer Test Applications

Core Power Delivery Network Analysis of Core and Coreless Substrates in a Multilayer Organic Buildup Package

Energy Efficient Content-Addressable Memory

Test Infrastructure Design for Core-Based System-on-Chip Under Cycle-Accurate Thermal Constraints

Measurements and Analysis of a 13um Pitch Charge Transfer TDI Suitable for Space Applications Using a Standard CMOS Technology

Contact cleaning opportunities on single wafer tool

Eutectic Sn/Pb Fine-Pitch Solder Bumping and Assembly for Rad-Hard Pixel Detectors

Interface-Unit (SIU) Design Methods for Reducing Burn Rates on Tight-Pitch C4 Logic Arrays

Coreless Packaging Technology for High-performance Application

Autonomous inverted helicopter flight via reinforcement learning

Wheels for a MEMS MicroVehicle

Hybrid Metrology 2.0: From Metrology to Information Technology Avron Ger - Nova Measuring Instruments. VP - Strategic Partnership Programs

ATR35 Wafer Specification

Experiment P-52 Magnetic Field

Testbed for Mitigation of Power Fluctuation on Micro-Grid

XC95288 In-System Programmable CPLD

Agenda. Industrial software systems at ABB. Case Study 1: Robotics system. Case Study 2: Gauge system. Summary & outlook

Rediscovery of the Lunokhod 1 Reflector

Evaluation Considerations and Geometric Nuances of Reduced Conflict U-Turn Intersections (RCUTs)

Preliminary Results of 25 ns Test Beam on Florence Detector. Simone Busoni - INFN Firenze for CMS Florence group

Underfilling Flip Chips on Hard Disk Drive Preamp Flex Circuits and SIPs on Substrates using Jetting Technology

PHEV Control Strategy Optimization Using MATLAB Distributed Computing: From Pattern to Tuning

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

9 rue Alfred Kastler - BP Nantes Cedex 3 - France Phone : +33 (0) website :

#$"&! "# % &(")# % %!!*,-

Hydraulics for high-quality deep-drawn parts

Team Transporter. Insert picture here

Malaysian Pacific Industries Berhad Investors Briefing

CMPEN 411 VLSI Digital Circuits Spring Lecture 24: Peripheral Memory Circuits

Layout Design and Implementation of Adiabatic based Low Power CPAL Ripple Carry Adder

Overhead Switching Devices

Greener SC1 Process For Single Wafer Cleans

WHITE PAPER. Informatica PowerCenter 8 on HP Integrity Servers: Doubling Performance with Linear Scalability for 64-bit Enterprise Data Integration

Getting the Lead Out December, 2007

Variation of PIE-D in Multimode Fibre

( DOC No. HX8705-B-DS ) HX8705-B

FUTURE OF (US) PV MANUFACTURING: APPLIED MATERIALS PERSPECTIVE

CF-10 Option Operating Instructions

SPEED PROBE INSTALLATION GUIDELINES PAGE 1 DOCUMENT REFERENCE: LCC /26/2000

CAT HYDRAULIC HOSE SOLUTIONS THE PREFERRED CONNECTION

XC95108 In-System Programmable CPLD

Keeping Your CMP Slurry From Being A Pain in the As-Probed Die Yield. Robert L. Rhoades (Entrepix) Brian Orzechowski and Jeff Wilmer (DivInd, LLC)

SYMBOL PARAMETER FOR BOOST CONVERTER CONDITIONS MIN TYP MAX UNITS

A Predictive Delay Fault Avoidance Scheme for Coarse Grained Reconfigurable Architecture

SURFACE MOUNT ASSEMBLY AND BOARD LEVEL RELIABILITY FOR HIGH DENSITY POP (PACKAGE-ON-PACKAGE) UTILIZING THROUGH MOLD VIA INTERCONNECT TECHNOLOGY

SMT LED Assembly Presentation

Trends in Automotive MEMS. Dr. Jan Peter Stadler Senior Vice President Engineering, Robert Bosch GmbH

Looking into the Future Protection, Automation and Control Systems

Complex Modeling of Li-Ion Cells in Series and Batteries in Parallel within Satellite EPS Time Dependent Simulations. Patrick Bailey, ENNEAD, LLC

Fuzzy logic controlled Bi-directional DC-DC Converter for Electric Vehicle Applications

Driving dynamics and hybrid combined in the torque vectoring

Model Based Design: Balancing Embedded Controls Development and System Simulation

Freight Performance Measures Using Truck GPS Data and the Application of National Performance Measure Research Data Set (NPMRDS)

Measures for Mass-producing the AC Servo Motor SANMOTION R Series

UTBB FD-SOI: The Technology for Extreme Power Efficient SOCs

Application of Simulation-X R based Simulation Technique to Notch Shape Optimization for a Variable Swash Plate Type Piston Pump

IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 02, 2016 ISSN (online):

Design and Analysis of 32 Bit Regular and Improved Square Root Carry Select Adder

contactless wafer handling with green light macro inspection

BOARD LEVEL RELIABILITY OF FINE PITCH FLIP CHIP BGA PACKAGES FOR AUTOMOTIVE APPLICATIONS

Monitoring of Shoring Pile Movement using the ShapeAccel Array Field

( DOC No. HX8615A-DS ) HX8615A

Akribis Systems. Where Precision Matters

Ultra-Small Absolute Pressure Sensor Using WLP

Case Report Conformal Cooling for Tooling Inserts 3D-Printing of tooling parts with conformal cooling channels

LOW SHOCK NON-EXPLOSIVE ACTUATOR

Wedge Probe Cards PCBs, Connectors, Applications HTT Wedge Probe Cards

A First Principles-based Li-Ion Battery Performance and Life Prediction Model Based on Single Particle Model Equations

A thin film thermoelectric cooler for Chip-on-Board assembly

Advanced Battery Models From Test Data For Specific Satellite EPS Applications

U.S. Department of Energy s Vehicle Technologies Program -

Semiconductor Manufacturing Technology. Semiconductor Manufacturing Technology

300mm Wafer Electroless Bumping

F U L LY A U TO M AT I C D I S P E N S I N G S Y S T E M OF THE NEXT GENERATION. mid-vol green C=85 M=15 Y=100 K=5. low-vol yellow C=0 M=22 Y=100 K=0

X11CA-IM MASTER MODULE

RTG EcoCrane In-Use Emissions and Fuel Economy Test Program at POLA

TPS62153AQRGTTQ1 TPS62150AQRGTTQ1. Texas Instruments Incorporated PCN

Maximizing the Potential of WBG Devices for EV Battery Chargers

Design and Implementation of a Stand-Alone Photovoltaic Road Lighting System

2 UG Students

Non-volatile STT-RAM: A True Universal Memory

Spin Rig for NSMS Probe Development and Strain Gage Correlation

Critical Movement* Delay (sec/veh) Critical Movement* LOS 8 a.m. 9 a.m. B 25.2 C. 3 p.m. 4 p.m. B 17.3 B

The Heart of Passive Safety (Electronics) is Still Beating. Tom Borninski Autoliv Electronics America

Axiata Group Berhad (AXIATA) - Financial and Strategic SWOT Analysis Review

Freescale Semiconductor

Designing for Cost Effective Flip Chip Technology

Contract No: OASRTRS-14-H-MST (Missouri University of Science and Technology)

Optimal Sizing, Modeling, and Design of a Supervisory Controller of a Stand-Alone Hybrid Energy System

LET9045C. RF power transistor from the LdmoST family of n-channel enhancement-mode lateral MOSFETs. Features. Description

Get express service on your Subracks, Available for Shipping in as few as 15 days

Smart Grid A Reliability Perspective

Surface MEMS Design Examples Dr. Lynn Fuller Webpage:

Laboratory Tests, Modeling and the Study of a Small Doubly-Fed Induction Generator (DFIG) in Autonomous and Grid-Connected Scenarios

Transcription:

Lo Wee Tick, GLOBALFOUNDRIES Pascal Pierra and Robert Murphy, FormFactor Benefits of Flip Chip Wafer Sort using MEMs Multi Site Capability Lessons learnt June 6 to 9, 2010 San Diego, CA, USA

Outline The Growing SOC Market Test Vehicle and Test Parameters Chuck Force Comparison Probe Mark Comparison Cleaning Considerations Yield Comparison Electrical Properties Comparison Test Performance Summary June 6 to 9, 2010 IEEE SW Test Workshop 2

GLOBALFOUNDRIES Who Are We? Global Manufacturing Operations Fab 2, 3, 3e, 5, 6 Mainstream 200mm manufacturing campus Woodlands, Singapore Tampines, Singapore Fab 8 Future leading-edge 300mm manufacturing Saratoga County, NY Fab 1 Leading-edge 300mm manufacturing campus Dresden, Germany Fab 7 Mainstream 300mm manufacturing campus Woodlands, Singapore June 6 to 9, 2010 IEEE SW Test Workshop 3

Motivation for Vertical / MEMs Technology Source : TechSearch International Inc. June 6 to 9, 2010 IEEE SW Test Workshop 4

Test Vehicle Information Application: Universal Mobile Telecommunication Chip Technology Node: 65nm Die Size: 3.4mm x 7.1mm Pitch: 180um Bump Material: Eutectic Probe Count per Die: 278 Multi Site: 2 x 4 Solid Array June 6 to 9, 2010 IEEE SW Test Workshop 5

Probe card Chuck Force Comparison Significant increase in chuck force needed for Vertical probe with higher pin count Test Vehicle 2224 probes Test Vehicle 4448 probes June 6 to 9, 2010 IEEE SW Test Workshop 6

Probe Mark Comparison (MEMS vs Vertical) Characteristics of the probe marks MEMS probe marks Vertical probe marks June 6 to 9, 2010 IEEE SW Test Workshop 7

Impact of Higher Chuck Force on Higher Parallelism Pressure of probe head at center of check Improper overdrive with excessive chuck force Chuck Z Force Pressure of probe head at edge of check Chuck Z Force Note : Need to change to a stronger chuck Bent pin due to excessive overdrive Normal pin June 6 to 9, 2010 IEEE SW Test Workshop 8

Overcoming the Impact : MicroForce Probing What is MicroForce probing? It is a coordinated X Y Z probing motion 2 3 1 1 Prober Chuck Moves in Z-axis 2 Contact with Flip Chip Bump 3 Chuck moves in X-Y-Z June 6 to 9, 2010 IEEE SW Test Workshop 9

Improvements on MEMS PC : Enhanced Self Cleaning MicroForce Recipe F F F is released F has been created during the XYZ Up motion Start XYZ Down motion Self Cleaning Phase 1 Start Z only Down motion Self Cleaning Phase 2 Impact: With self cleaning option, online cleaning frequency lowered by 16X!! Results : Self Cleaning Effect June 6 to 9, 2010 IEEE SW Test Workshop 10

Impact of High Chuck Force on Online Cleaning (Vertical) Vertical Probe Head Construct MLO Probe Head Probe needle Upper Die Lower Die Cleaning sheet Cleaning block June 6 to 9, 2010 IEEE SW Test Workshop 11

Impact of High Chuck Force on Online Cleaning MEMS Probe Head Construct Cleaning Block June 6 to 9, 2010 IEEE SW Test Workshop 12

MEMs vs Vertical Probe Cards Yield Comparison Implementation of self-cleaning Second Pass First Pass Second Pass First Pass Vertical Probe Card MEMs Probe Card June 6 to 9, 2010 IEEE SW Test Workshop 13

Impact of Self Cleaning : Yield Significant improvement in yield after implementing self cleaning Self-cleaning implemented June 6 to 9, 2010 IEEE SW Test Workshop 14

Impact of Self Cleaning : Contact Sensitive Failures Reduction in contact related failures WWK Implementation of self-cleaning Other MBIST Other SCAN ATPG CODEC SCAN_LV Other MBIST EFUSE MBIST_LV IDDQ ON IDDQ OFF June 6 to 9, 2010 IEEE SW Test Workshop 15

Electrical Properties Comparison Experienced timing delay for some functional test block (~15ns) MEMs Probe Card Vertical Probe Card June 6 to 9, 2010 IEEE SW Test Workshop 16

Test Performance Comparison Experienced better margin in some functional test block FFI-MEMS Vertical Type Freq vs. Low Vdd (95MHz vs. 1.62V) Freq vs. Low Vdd (95MHz vs. 1.62V) June 6 to 9, 2010 IEEE SW Test Workshop 17

MEMS PC : Caveats A tool is only as good as the skills of the user Improper setup leading to quality issue Normal Line Offset Line x=0, y=0 Probe card Blade tip Wafer Bump Perfect Alignment Offset alignment June 6 to 9, 2010 IEEE SW Test Workshop 18

Summary Positive learning Better Yield stability over time Better Electrical performances Lower down time with implementation of online self-cleaning Experienced lower Z-force with MicroForce (ease into higher parallelism) MEMs architecture allows easy migration to higher multi sites test Presence of probe mark to help with the setup and troubleshooting No MLC damage with MEMs technology Caveats Need to ensure Microforce option is installed on prober prior to using. Susceptible to probe mark issue if not setup properly Limited pin replacement capability June 6 to 9, 2010 IEEE SW Test Workshop 19

Acknowledgements GLOBALFOUNDRIES: Bernardo Montemayor, Jeffrey Lam, Yeo Chak Huat FormFactor: Xin Ying Ng, John Kao, Kevin Chung, Robert Murphy, ChanPin Chong ASET: Chris Bunao, Jeofill Caballero, MJ Kuo Amkor: Orange Ou, Yeong Sun Lee SCT: Alli Su, Cass Chen, Chao Liang, Colin Chen Semics: Ralph Yang, Kai Yoon, Paul Shin June 6 to 9, 2010 IEEE SW Test Workshop 20

THANK YOU Q & A Trademark Attribution GLOBALFOUNDRIES, the GLOBALFOUNDRIES logo and combinations thereof are trademarks of GLOBALFOUNDRIES Inc. in the United States and/or other jurisdictions. Other names used in this presentation are for identification purposes only and may be trademarks of their respective owners. 2009 GLOBALFOUNDRIES Inc. All rights reserved. June 6 to 9, 2010 IEEE SW Test Workshop 21