Algebraic Integer Encoding and Applications in Discrete Cosine Transform

Similar documents
Test Infrastructure Design for Core-Based System-on-Chip Under Cycle-Accurate Thermal Constraints

Design and Analysis of 32 Bit Regular and Improved Square Root Carry Select Adder

Maximizing the Power Efficiency of Integrated High-Voltage Generators

Energy Efficient Content-Addressable Memory

A Viewpoint on the Decoding of the Quadratic Residue Code of Length 89

Power distribution techniques for dual-vdd circuits. Sarvesh H Kulkarni and Dennis Sylvester EECS Department, University of Michigan

Wheels for a MEMS MicroVehicle

Update on Fast SAR Techniques and IEC V3. Matthias MEIER Chairman of Advisory Board, ART-Fi 10 April 2014

Successive Approximation Time-to-Digital Converter with Vernier-level Resolution

Fully Integrated SC DC-DC: Bulk CMOS Oriented Design

Modeling and Comparison of Dynamics of AC and DC Coupled Remote Hybrid Power Systems

DEMAND RESPONSE ALGORITHM INCORPORATING ELECTRICITY MARKET PRICES FOR RESIDENTIAL ENERGY MANAGEMENT

Investigation in to the Application of PLS in MPC Schemes

Powering Schemes for the Strip Trackers

Dual-Rail Domino Logic Circuits with PVT Variations in VDSM Technology

Novel Algorithms for Induction Motor Efficiency Estimation

Inventory Levels - All Prices. Inventory Levels - By Price Range

Powering Schemes for the Strip Trackers

Effect of Stator Shape on the Performance of Torque Converter

A Battery Smart Sensor and Its SOC Estimation Function for Assembled Lithium-Ion Batteries

Low Power And High Performance 32bit Unsigned Multiplier Using Adders. Hyderabad, A.P , India. Hyderabad, A.P , India.

Moment-Based Relaxations of the Optimal Power Flow Problem. Dan Molzahn and Ian Hiskens

TECHNICAL REPORTS from the ELECTRONICS GROUP at the UNIVERSITY of OTAGO. Table of Multiple Feedback Shift Registers

Distribution of Electric Field Analysis in 36 kv Roof Top Bushing by using FEM Techniques

Energy Scheduling for a Smart Home Applying Stochastic Model Predictive Control

A Time-to-Digital Converter with Small Circuitry

CMPEN 411 VLSI Digital Circuits Spring Lecture 24: Peripheral Memory Circuits

IN CONVENTIONAL CMOS circuits, the required logic

ARC-H: Adaptive replacement cache management for heterogeneous storage devices

Real-Time Simulation of A Modular Multilevel Converter Based Hybrid Energy Storage System

Finite Element Based, FPGA-Implemented Electric Machine Model for Hardware-in-the-Loop (HIL) Simulation

Multi-Band Radio Frequency Energy Harvesting Storing in Super-Capacitor for Self- Sustainable Cognitive radio networks

Numerical Optimization of HC Supply for HC-DeNOx System (2) Optimization of HC Supply Control

Transmission Corporation of Telangana, Jawaharlal Nehru Technological University Hyderabad

CMPEN 411 VLSI Digital Circuits Spring Lecture 20: Multiplier Design

Journal of Emerging Trends in Computing and Information Sciences

CHAPTER 3 PROBLEM DEFINITION

European Conference on Nanoelectronics and Embedded Systems for Electric Mobility. An Insight into Active Balancing for Lithium-Ion Batteries

Power Management Chip. Anthony Kanago Valerie Barry Benjamin Sprague John Sandmeyer

CMPEN 411 VLSI Digital Circuits Spring Lecture 22: Memery, ROM

Impact of System Resiliency on Control Center Functions - An Architectural Approach

Improved PV Module Performance Under Partial Shading Conditions

The hierarchical three layer protection of photovoltaic generators in microgrid with co-ordinated droop control for hybrid energy storage system

FOR IMMEDIATE RELEASE

FOR IMMEDIATE RELEASE

Improvements to the Hybrid2 Battery Model

Power Management Scheme of a Photovoltaic System for Self-Powered Internet of Things

100GE PCS Modeling. Oded Trainin, Hadas Yeger, Mark Gustlin. IEEE HSSG September 2007

Linear Induction Motor (LIMO) Modular Test Bed for Various Applications

SPEED IN URBAN ENV VIORNMENTS IEEE CONFERENCE PAPER REVIW CSC 8251 ZHIBO WANG

SDWP In-House Data Visualization Guide. Updated February 2016

Power Electronics for Grid Scale Energy Storage

Design of Position Detection Strategy of Sensorless Permanent Magnet Motors at Standstill Using Transient Finite Element Analysis

Adaptive Power Grids: Responding to Generation Diversity

Dust infrared aerosol properties observed from infrared hyperspectral sounders: Analysis of the diurnal variation

Optimal Control of a Sensor-less Vector Induction Motor

Automated Driving - Object Perception at 120 KPH Chris Mansley

Intelligent Energy Management System Simulator for PHEVs at a Municipal Parking Deck in a Smart Grid Environment

Optimization of Scissor-jack-Damper s Parameters and Performance under the Constrain of Human Comfort

Effect of Sample Size and Method of Sampling Pig Weights on the Accuracy of Estimating the Mean Weight of the Population 1

FOR IMMEDIATE RELEASE

Embedded Torque Estimator for Diesel Engine Control Application

INTERNATIONAL JOURNAL OF CIVIL AND STRUCTURAL ENGINEERING Volume 5, No 2, 2014

FOR IMMEDIATE RELEASE

International Journal of Advance Engineering and Research Development. Demand Response Program considering availability of solar power

The State of Charge Estimation of Power Lithium Battery Based on RBF Neural Network Optimized by Particle Swarm Optimization

Real-Time Power Quality Study For Sustainable Energy Systems. PI: Dr. U. Meyer-Baese, Co-PIs: Helen LI, Simon Foo, Anke Meyer-Baese, Juan Ordonez

K. Shiokawa & R. Takagi Department of Electrical Engineering, Kogakuin University, Japan. Abstract

Optimization of Seat Displacement and Settling Time of Quarter Car Model Vehicle Dynamic System Subjected to Speed Bump

Marwan Adas December 6, 2011

SYSTEM CONFIGURATION OF INTELLIGENT PARKING ASSISTANT SYSTEM

Analyses of the grid resistance measurement of an operating transformer station

FOR IMMEDIATE RELEASE

Heat Transfer in Rectangular Duct with Inserts of Triangular Duct Plate Fin Array

Inventory Levels - All Prices. Inventory Levels - By Price Range

Layout Design and Implementation of Adiabatic based Low Power CPAL Ripple Carry Adder

Renewable Grid Integration Research in the U.S.

ABSTRACT I. INTRODUCTION III. GEOMETRIC MODELING II. LITERATURE REVIW

Intelligent Fault Analysis in Electrical Power Grids

XC95288 In-System Programmable CPLD

Circumstances affecting the protection against electrode potential rise (EPR)

Permanent Multipath Clamp-On Transit Time Flow Meter

Drowsy Caches Simple Techniques for Reducing Leakage Power Krisztián Flautner Nam Sung Kim Steve Martin David Blaauw Trevor Mudge

BAC and Fatal Crash Risk

Inventory Levels - All Prices. Inventory Levels - By Price Range

FOR IMMEDIATE RELEASE

STRUCTURAL BEHAVIOUR OF 5000 kn DAMPER

An Autonomous Braking System of Cars Using Artificial Neural Network

Fuzzy logic controlled Bi-directional DC-DC Converter for Electric Vehicle Applications

STUDY ON MAXIMUM POWER EXTRACTION CONTROL FOR PMSG BASED WIND ENERGY CONVERSION SYSTEM

Mono Crystalline Silicon-Based Micro Thermoelectric Generator for Solar Energy Conversion

Use of Flow Network Modeling for the Design of an Intricate Cooling Manifold

Research Interests. Power Generation Planning Toward Future Smart Electricity Systems. Social Revolution, Technology Selection and Energy Consumption

e-smart 2009 Low cost fault injection method for security characterization

Implementation of Steady-State Power System Visualizations Using PowerWorld Simulator. Dr. Jung-Uk Lim, Department of Electrical Engineering

Comparing PID and Fuzzy Logic Control a Quarter Car Suspension System

IGBT Modules for Electric Hybrid Vehicles

Testbed for Mitigation of Power Fluctuation on Micro-Grid

Modeling and Simulation of Firing Circuit using Cosine Control System

Fig. 1 Classification of rotor position estimation methods

Transcription:

RESEARCH CENTRE FOR INTEGRATED MICROSYSTEMS UNIVERSITY OF WINDSOR Algebraic Integer Encoding and Applications in Discrete Cosine Transform Minyi Fu Supervisors: Dr. G. A. Jullien Dr. M. Ahmadi Department of Electrical and Computer Engineering University of Windsor Feb. 3 rd, 2004 Gennum Presentation, February 3 rd, 2004

OUTLINE Algebraic Integer DCT Encoding DCT IP Core Design and Fabrication Simulation Results and Chip Testing Conclusion

DCT DCT: 1-D DCT: F( k) N = n= 1 0 (2n + 1) k x( n) cos π 2N 1 k N 1; 2-D DCT: F( k, l) N 1 N 1 (2 + 1) (2 + 1) = n k m l x( m, n) cos π cos π ; m= 0 n= 0 2N 2N 1 k N 1 1 l N 1 Properties and Applications: DCT has energy packing capabilities and also approaches the statistically optimal transform in de-correlating a signal governed by Markov Process. DCT is orthogonal and separable, it leads to the reduction of spatial redundancy for the input signal and has found wide applications in speech and image processing. The 2-Dimensional DCT, over a small block of pixels, has been widely used as a frequency analysis and compression algorithm in image processing standard like MPEG-2.

Algebraic Integer DCT Encoding Z f 1 = 2cos(1 π /16) ( Z 1 ) = 7 i = 0 a i Z i 1 Table I: 1D Algebraic Integer Encoding for 8 Point DCT z = 2cos( /16) z = 2cos(4 /16) 1 π 2 π 3 1 i j f ( z1, z2) = aijz1 z2 i = 0 j = 0 Table II: 2D Algebraic Integer Encoding for 8 Point DCT

Exploiting Redundancy Zero Pattern F( k) N = n= 1 0 (2n + 1) k x( n) cos 2N π ; F(2k') N = n = 1 0 (2n + 1)2 k' x( n) cos π 2N ; N (2 ' + 1) = F k n = 1 0 (2n + 1)(2 k' + 1) x( n) cos π 2N ; F(0,2,4,6) F(1,3,5,7) 0π cos 16,cos 2π 16,cos 4π 16 6π,cos 16 1π cos 16 3π,cos 16 5π,cos 16, cos 7π 16

Exploiting Redundancy Zero Pattern 501 463 211 759 138 452 261 309 158 168 954 208 22 341 533 645 298 832 128 883 210 280 531 294 424 732 908 919 786 147 834 983 666 481 402 239 890 272 344 536 774 711 548 1020 440 601 143 229 70 861 190 695 1006 795 472 436 744 843 63 920 628 773 671 316 923 1002 834 434 1021 197 384 913 441 977 648 386 166 460 231 412 106 451 860 775 643 274 323 605 905 802 249 134 245 458 930 178 536 431 497 59 110 686 527 1015 879 378 342 870 854 44 710 806 1000 347 148 426 156 404 474 232 481 245 907 572 803 881 577 851 1021 252 484 477 169 917 406 684 999 118 815 467 396 915 410 478 71 930 24 987 703 531 6 187 992 702 95 973 809 103 135 499 902 22 377 252 152 443 886 322 600 177 990 36 262 211 687 693 531 146 572 136 71 657 348 293 888 677 739 832 568 836 819 517 660 222 719 856 203 472 779 894 660 151 733 672 791 60 224 919 369 342 510 754 746 895 496 66 301 50 907 270 88 937 797 62 94 236 697 917 506 569 138 701 975 324 555 592 737 803 149 540 789 487 87 720 292 762 697 135 27 208 532 82 324 907 308 754 906 102 771 236 382 951 415 752 406 519 870 613 62 242 391 672 566 959 568 950 790 468 310 997 638 197 388 431 961 275 217 349 1018 899 495 313 808 500 876 525 328 70 600 308 373 262 601 531 96 738 156 6191010 16 638 591 1011 108 529 344 115 700 577 107 278 348 252 500 262 770 853 839 681 966 645 936 800 575 946 47 695 156 743 319 287 468 238 869 8 570 69 91 864 65 665 99 53 819 184 630 413 545 151 919 974 861 48 745 808 29 740 336 433 19 951 702 624 152 487 663 558 138 738 177 401 433 611 305 612 665 749 14 71718 774 987 437 318 97646 286 305 987 627 865 178 598 225 620 595 465 270 181 477 519 42 161 378 733 723 633 840 754 751 84 51 120 267 715 786 440 371 457 676 348 725 414 969 1011 292 67 664 605 944 81 569 1018 613 342 393 809 912 639 617 830 254 553 479 1004 404 778 556 499 69 384 187 532 397 837 468 50 410 428 242 555 890 137 474 178 1010 522 855 55 266 126 705 394 213 443 343 339 731 636 499 472 1012 483 250 305 657 635 373 1009 816 205 521 1019 918 845 44 926 526 421 745 574 672 309 277 412 229 722 18 890 384 550 779 805 529 100 912 800 206 977 311 593 512 1001 464 661 663 320 785 965 412 101 95 1001 577 46 749 731 579 264 158 947 882 471 71 408 512 639 414 745 660 705 844 890 161 697 243 795 86 287 338 145 215 126 521 517 110 302 250 354 667 105 979 673 225 1015 1004 105 778 480 958 280 948 515 191 804 440 232 818 16 755 646 465 204 156 895 623 744 898 317 682 389 353 878 690 302 961 781 357 518 528 645 163 761 780 544 100 62 745 699 458 438 285 892 667 867 873 896 528 852 175 651 640 808 310 270 276 958 451 529 216 921 580 775 957 846 770 532 937 2 221 446 226 52 299 446 398 453 498 821 637 204 630 641 137 528 138 518 194 847 440 316 490 254 350 163 1008 1001 260 971 991 639 1002 506 287 397 718 844 621 155 428 163 652 638 26 358 590 228 892 634 628 271 94 219 271 612 96 126 690 456 10 703 667 211 121 167 238 56 871 627 700 1018 888 656 143 408 445 139 522 994 672 601 612 9 242 543 780 936 531 936 803 145 258 345 323 898 542 216 13 1001 85 466 53 435 595 149 398 286 354 799 411 453 181 72 458 168 596 783 994 943 793 6653 417 404 524 982 1013 568 829 782 972 305 438 89 942 918 253 658 795 709 152 336 720 440 238 816 796 703 456 605 337 18 478 167 759 41 175 9041003 829 20 287 573 877 634 347 723 265 143 212 166 891 532 23 436 659 530 859 893 390 375 474 1020 681 638 154 243 697 374 186 149 401 207 1020 168 135 1001 352 102 894 827 720 895 142 667 478 558 334 594 675 485 146 470 214 940 624 325 75 881 391 895 323 137 961 356 53 667 652 155 919 209 292 259 536 895 2D implementation: 15 layers of algebraic integer representation 1D implementation: 8 layers of algebraic integer representation Zero Pattern: 4 layers of algebraic integer representation

9-bit Input Data Input Registers Row Algebraic Integer 1D DCT Algebraic Integer to Binary Converter Frame Buffer RAM 12-bit Output Data Output Registers Algebraic Integer to Binary Converter Column Algebraic Integer 1D DCT Controller Design Architecture, Flow, Tools and Chip Layout

Function two-dimensional 8x8 DCT Inputs / Outputs 9 bit signed(pixel)/12 bit signed (DCT) Internal Word-length 10-13 (algebraic integer), 16 (binary) Accuracy IEEE Standard 1180-1990 Technology TSMC CMOS 0.18µm Core Size 1.8mm 1.2mm Power Dissipation 7.5mW @ 75MHz/1.2V Throughput 75M pixel/second Latency 80 clock cycles Algebraic Integer 8x8 DCT Chip Micrograph and Highlights

Simulation Results - numerical characteristics input range [-256 255] [-300 300] [-5 5] IEEE std. mppe <=1 <=1 <=1 <=1 mpmse/mpme 0.055 0.056 0 <=0.06 ome/omse 0.00072 0.00084 0 <=0.0015 zero_test 0 0 0 0 Simulation Results According to IEEE Standard 1180-1990 Using Algebraic Integer Representations

Simulation Results Power Estimation Power Consumption for Processing Input Image Blocks of 128x128 Global Operating Voltage = 1.6/1.2 V Operating Speed: 75 MHz Power Unit: mw Image \ Design ICFWRDCT DCT_Inc_Compile clock_gating1 clock_gating2 Gauss-random 24.346/13.695 16.766/9.431 17.015/9.571 12.135/6.826 Peppers 8.591/4.832 6.186/3.493 5.099/2.868 4.635/2.607 Lena 8.536/4.802 6.139/3.453 5.034/2.832 4.584/2.579 Bridge 8.500/4.781 6.132/3.449 5.025/2.827 4.577/2.575 Goldh 8.437/4.746 6.081/3.421 4.970/2.796 4.533/2.550 Camera 7.914/4.452 5.707/3.210 4.632/2.606 4.249/2.390 Bird 7.570/4.258 5.442/3.061 4.377/2.462 4.084/2.297

CMC DUT Testing Board on the CMC TH1000 Test Head Testing Environment CMC TH1000 Test Head HP 9000/745i workstation with HP-UX A09.01 Operating System HP 75000D20, VXI Digital Test System HP 6621A DC Power Supplies Tektronix 11402 Digital Oscilloscope

Simulation Results and Chip Testing HP Veetest Digital Testing Software Environment

Simulation Results and Chip Testing IMS Digital Testing System Environment

Simulation Results and Chip Testing Functional : Works. Test Frequency : 50MHz. Power Consumption: 1.8V*0.0063mA = 11.34mW @ 50MHz Design scaling: 1.2V*0.0042mA = 5.04mW @ 50MHz 7.56mW @ 75MHz Core Size / Technology Scaled Power Consumption (mj/mpixels) Xanthopoulos [5] 14.5mm 2 / 0.6µm CMOS 0.313 Chang et al. [6] 7.85 6.45 mm 2 / 0.6µm CMOS 1.38 August et al. [7] 0.35µm CMOS 0.156 Masera et al. [8] Xilinx XCV100E 0.527 Proposed Alg_int DCT 1.8mm 1.2mm / 0.18µm CMOS 0.1 Testing Results and Power Consumption Comparisons

Conclusion The error-free 2D algebraic integer encoding scheme for DCT basis function provide an alternative for DCT computing The multiplier-less high-precision feature of the algebraic integer encoding combined with selected suitable DCT algorithm enable an efficient implementation of the 8 x 8 DCT IP core

Publications [1] Minyi Fu, V.S. Dimitrov and G.A. Jullien, "An Efficient Technique for Error-free Algebraic-integer Encoding for High Performance Implementation of the DCT and IDCT", in Proc. IEEE International Symposium on Circuits and Systems, Sydney Australia, May 2001, pp. 906-909. [2] M. Fu, M. Ahmadi and W.C.Miller, V.Dimitrov, G.A.Jullien, "Implementation of an Error-free DCT Using Algebraic Integers", Micronet Annual Workshop, Hull Quebec Canada. April, 2002. [3] Minyi Fu, G.A.Jullien, V.S.Dimitrov, M.Ahmadi, W.C.Miller, "The Application of 2D Algebraic Integer Encoding to a DCT IP Core", The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, Calgary, AB Canada, June 30 - July 2, 2003, pp. 66-69. [4] Minyi Fu, G. A. Jullien, V. S. Dimitrov, M. Ahmadi, A Low-Power DCT IP Core Based on 2D Algebraic Integer Encoding, Sumbitted to ISCAS2004.